

MAXIM

8-Bit, High-Speed DAC

MAX5018

General Description


The MAX5018 is a monolithic, 8-bit digital-to-analog converter (DAC) capable of accepting video data at 165MSPS or 275MSPS. Complete with video controls (sync, blank, reference white (force high), and bright), the MAX5018 directly drives doubly terminated 50Ω or 75Ω loads to standard composite video levels. Standard setup level is 7.5IRE. The MAX5018 is pin compatible with the HDAC10180 and the TDC1018, with improved performance. The MAX5018 contains data and control input registers, video control logic, reference buffer, and current switches.

Two performance grades of the MAX5018 are available. Both are packaged in a 24-pin PDIP in the -20°C to +85°C industrial temperature range.

Applications

- High-Resolution Color or Monochrome Raster Graphics Displays to 1500 x 1800 Pixels
- Medical Electronics: CAT, PET, and MRI Displays
- CAD/CAE Workstations
- Solids Modeling
- General-Purpose, High-Speed Digital-to-Analog Conversion
- Digital Synthesizers
- Automated Test Equipment
- Digital Transmitters/Modulators

Pin Configuration




Features

- ◆ 275MSPS Conversion Rate (MAX5018A)
165MSPS Conversion Rate (MAX5018B)
- ◆ TDC1018 and HDAC10180 Compatible with Improved Performance
- ◆ RS-343-A Compatible
- ◆ Complete Video Controls: Sync, Blank, Bright, and Reference White (force high)
- ◆ ECL Compatible
- ◆ Single Power Supply
- ◆ Registered Data and Video Controls
- ◆ Differential Current Outputs
- ◆ ESD-Protected Data and Control Inputs

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX5018AIPG	-20°C to +85°C	24 Plastic DIP
MAX5018BIPG	-20°C to +85°C	24 Plastic DIP

Functional Diagram



8-Bit, High-Speed DAC

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
V _{EE} (measured to V _{CC})	-7.0V to 0.5V
Input Voltages	
CONV, Data, and Controls (measured to V _{CC})	V _{EE} to 0.5V
Ref+ (measured to V _{CC})	V _{EE} to 0.5V
Ref- (measured to V _{CC})	V _{EE} to 0.5V

Operating Temperature Ranges	
Ambient	-20°C to +85°C
Junction	+175°C
Lead Temperature (soldering, 10sec)	+300°C
Storage Temperature Range	-60°C to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = ground, V_{EE} = -5.2V ±0.3V, C_C = 0pF, I_{SET} = 1.105mA, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEST LEVEL	MIN	TYP	MAX	UNITS
Integral Linearity Error	ILE	1.0mA < I _{SET} < 1.3mA	VI	-0.37		0.37	% Full Scale
				-0.95		0.95	LSB
Differential Linearity Error	DLE	1.0mA < I _{SET} < 1.3mA	VI	-0.2		0.2	% Full Scale
				-0.5		0.5	LSB
Gain Error			VI	-6.5		6.5	% Full Scale
Gain-Error Tempco			V		150		ppm/°C
Input Capacitance, Ref+, Ref-	C _{REF}		V		5		pF
Compliance Voltage, Positive Output			VI	-1.2		1.5	V
Compliance Voltage, Negative Output			VI	-1.2		1.5	V
Equivalent Output Resistance	R _{OUT}		VI	20			kΩ
Output Capacitance	C _{OUT}		V		12		pF
Maximum Current, Positive Output	IO+(MAX)		IV	45			mA
Maximum Current, Negative Output	IO-(MAX)		IV	-45			mA
Output Offset Current	I _{OS}		VI		0.05	0.5	LSB
Input Voltage, Logic High	V _{IH}		VI	-1.0			V
Input Voltage, Logic Low	V _{IL}		VI			-1.5	V
Convert Voltage, Common-Mode Range			IV	-0.5		-2.5	V
Convert Voltage, Differential			IV	0.4		1.2	V
Input Current, Logic Low, Data and Controls	I _{IL}		VI		35	120	μA
Input Current, Logic High, Data and Controls	I _{IH}		VI		40	120	μA
Input Current, Convert	I _{CONV}		VI		2	60	μA

8-Bit, High-Speed DAC

MAX5018

DC ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = ground, V_{EE} = -5.2V \pm 0.3V, C_C = 0pF, I_{SET} = 1.105mA, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEST LEVEL	MIN	TYP	MAX	UNITS
Input Capacitance, Data and Controls	C_{IN}		V		3		pF
Power-Supply Sensitivity			VI	-120	20	120	μ A/V
Supply Current	I_{EE}		VI		155	220	mA

AC ELECTRICAL CHARACTERISTICS

(R_L = 37.5 Ω , C_L = 5pF, I_{SET} = 1.105mA, T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEST LEVEL	MIN	TYP	MAX	UNITS
Maximum Conversion Rate		MAX5018B	III	165			MSPS
		MAX5018A	III	275			
Rise Time	t_R	10% to 90% G.S., T_A = T_{MIN} to T_{MAX}	III			1.6	ns
			IV			2.0	
Current Settling Time, Clocked Mode	t_{SI}	10% to 90% G.S., R_L = 25 Ω	V		7.0		ns
			V		5.5		
			V		4.5		
Clock to Output Delay, Clocked Mode	t_{DSC}	T_A = T_{MIN} to T_{MAX}	III		2.2	4.0	ns
			IV			4.5	
Data to Output Delay, Transparent Mode	t_{DST}	T_A = T_{MIN} to T_{MAX}	III		3.2	6.0	ns
			IV			6.0	
Convert Pulse Width, (low or high)	t_{PWL} , t_{PWH}	B Grade	III	3.0			ns
		A Grade	III	1.8			
Glitch Energy		Area = 1/2VT	V		4		pV-s
Reference Bandwidth, -3dB			V		1.0		MHz
Setup Time, Data and Controls	t_S	T_A = +25°C	III	1.0			ns
			IV	1.0			
Hold Time, Data and Controls	t_H	T_A = +25°C	III	0.5			ns
			IV	0.5			
Slew Rate		20% to 80% G.S., T_A = +25°C	III	390			V/ μ s
			IV	325			
Clock Feedthrough		T_A = T_{MIN} to T_{MAX}	III			-48	dB
			IV			-48	

8-Bit, High-Speed DAC

TEST-LEVEL CODES	TEST LEVEL	TEST PROCEDURE
<p>All electrical characteristics are subject to the following conditions:</p> <p>All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.</p>	I	100% production tested at the specified temperature.
	II	100% production tested at $T_A = +25^{\circ}\text{C}$, and sample tested at the specified temperatures.
	III	QA sample tested at only the specified temperatures.
	IV	Parameter is guaranteed (but not tested) by design and characterization data.
	V	Parameter is a typical value for reference only.
	VI	100% production tested at $T_A = +25^{\circ}\text{C}$. Parameter is guaranteed over specified temperature range.

Unless otherwise noted, all tests are pulsed tests; therefore, $T_j = T_C = T_A$.

Pin Description

PIN	NAME	FUNCTION
1, 2, 3	D3, D2, D1	Data Bits 3, 2, and 1
4	D0	Data Bit 0 (LSB)
5, 20	V_{EE}	Negative Supply
6	CONV	Convert Clock Input
7	$\overline{\text{CONV}}$	Convert-Clock-Input Complement
8	FT	Register Feedthrough Control
9, 17	V_{CC}	Positive Supply
10	FH	Data Force-High Control
11	Blank	Video Blank Input
12	BRT	Video Bright Input
13	Sync	Video Sync Input
14	Ref-	Reference Current, Negative Input
15	Ref+	Reference Current, Positive Input
16	COMP	Compensation Input
18	Out-	Output Current Negative
19	Out+	Output Current Positive
21	D7	Data Bit 7 (MSB)
22, 23, 24	D6, D5, D4	Data Bits 6, 5, and 4

8-Bit, High-Speed DAC

Detailed Description

The MAX5018 is an ultra-high-speed video digital-to-analog converter (DAC) capable of up to 275MSPS conversion rates. This high speed makes the device suitable for driving 1500 x 1800 pixel displays at 70Hz to 90Hz update rates.

The MAX5018 is separated into different conversion-rate categories, as shown in Table 1.

The MAX5018 has ECL logic-level-compatible video controls and data inputs. The complementary analog output currents produced by the devices are proportional to the product of the digital control and data inputs in conjunction with the analog reference current. The MAX5018 is segmented so that the input data's four MSBs are separated into a parallel thermometer code. From here, fifteen identical current sinks are driven to fabricate sixteen coarse output levels. The remaining four LSBs drive four binary-weighted current switches.

MSB currents are then summed with the LSBs that contribute one-sixteenth of full-scale to provide the 256 distinct analog output levels.

The video-control inputs drive weighted current sinks, which are added to the output current to produce composite video-output levels. These controls (sync, blank, reference white (force high), and bright) are required in video applications.

A feature that similar video DACs do not have is feed-through control. The feedthrough pin (FT) allows registered or unregistered operation of the video control and data inputs. In registered mode, the composite functions are latched to the pixel data to prevent screen-edge distortions (generally found on unregistered video DACs).

Table 1. The MAX5018 Family and Speed Designations

PART	UPDATE	COMMENTS
MAX5018A	275MSPS	Suitable for 1200 x 1500 to 1500 x 1800 displays at 60Hz to 90Hz update rate.
MAX5018B	165MSPS	Suitable for 1024 x 1280 to 1200 x 1500 displays at 60Hz to 90Hz update rate.

Applications Information

General

Figure 1 shows a typical application using the MAX5018 in a color-raster circuit. The MAX5018 requires few external components and is extremely easy to use. The MAX5018's very high operating speeds require good circuit layout, supply decoupling, and proper transmission-line design. For best performance, note the following considerations.

Input Considerations

Video-input data and controls can be directly connected to the MAX5018. Note that all ECL inputs are terminated as closely to the device as possible to reduce ringing, crosstalk, and reflections. Maxim recommends that stripline or microstrip techniques be used for all ECL interfaces. A convenient and commonly used microstrip impedance is about 130Ω, which is easily terminated using a 330Ω resistor to V_{EE} and a 220Ω resistor to ground. This arrangement gives a Thevenin-equivalent termination of 130Ω to -2V without the need for a -2V supply. Standard single in-line package (SIP) 220/330 resistor networks are available for this purpose.

Figure 2 shows equivalent input circuits.

Output Considerations

The analog outputs are designed to directly drive a dual 50Ω or 75Ω load-transmission system as shown in Figure 1. The MAX5018 output source impedances are high-impedance current sinks. The load impedance (R_L) must be 25Ω or 37.5Ω to attain standard RS-343-A video levels. Any deviation from this impedance affects the resulting video output levels proportionally. As with the data interface, it is important that all analog transmission lines have matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of matched source-termination resistor R_S and load terminator R_L minimizes reflections of both forward and reverse traveling waves in the analog transmission system.

Power Considerations

The MAX5018 has two analog power-supply pins and operates from a standard -5.2V single supply. Proper supply bypassing augments the MAX5018's inherent supply-noise-rejection characteristics. As shown in Figure 1, each supply pin should be bypassed as close to the device as possible with 0.01μF and 10μF capacitors.

8-Bit, High-Speed DAC




Figure 1. Typical Interface Circuit

This device also has two analog ground pins (V_{CC}). Tie both ground pins to the analog ground plane. All power and ground pins must be connected in any application. If a +5V power source is required, the V_{CC} ground pins become the positive supply pins, while the V_{EE} supply pins become the ground pins. The relative polarities of the other input and output voltages must be maintained.

Reference Considerations

The MAX5018 has two reference inputs (Ref_+ and Ref_-). The input pins are connected to the inverting and non-inverting inputs of an internal amplifier that serves as a reference buffer amplifier.

The buffer amplifier's output is the reference for the current sinks. The amplifier feedback loop is connected

around one of the current sinks for better accuracy. (See Figure 3.)

Since the analog output currents are proportional to the digital input data and I_{Set} , full-scale output can be adjusted by varying the reference current. I_{Set} is controlled through the MAX5018's Ref_+ input. Figure 1 shows the method and the necessary equations for setting I_{Set} . The MAX5018 uses an external negative-voltage reference. The external reference must be stable to achieve a satisfactory output, and Ref_- should be driven through a resistor to minimize offsets caused by bias current. To change the full-scale output, vary the value for I_{Set} with the 500Ω trimmer. A double 50Ω load (25Ω) can be driven if I_{Set} is increased by 50% for doubly terminated 75Ω video applications.

8-Bit, High-Speed DAC

MAX5018




Figure 2. Equivalent Input Circuits—Data, Clock, Controls, and Reference

Compensation

The MAX5018 provides an external compensation input (COMP) for the reference buffer amplifier. To use this pin correctly, connect a capacitor between COMP and V_{EE} , as shown in Figure 1. Keep lead lengths as short as possible. Use a large capacitor (0.01 μ F) if the reference is to be kept as a constant. The capacitor's value determines the amplifier's bandwidth. If reference modulation is required, smaller capacitance values can be used to achieve up to a 1MHz bandwidth.

Data Inputs and Video Controls

The MAX5018 has standard, single-ended data inputs. The inputs are registered to produce the lowest differential data-propagation delay (skew) to minimize glitching. Also, four video-control inputs generate composite

video outputs: sync, blank, bright, and reference white (force high). Feedthrough control is also provided. All of the controls and data inputs are ECL compatible. In addition, all have internal pulldown resistors to leave them at a logic low so the pins are inactive when not used. This feature is useful if the devices are applied as standard DACs without the need for video controls, or if fewer than eight bits are used.

The MAX5018 is usually configured in synchronous mode. In this mode, the controls and data are synchronized to prevent pixel dropout. This reduces screen-edge distortions and provides the lowest output noise while maintaining the highest conversion rate. With the FT control open (low), each rising edge of the convert clock (CONV) latches decoded data and control values into a D-type internal register. The switched-current

8-Bit, High-Speed DAC




Figure 3. Reference Buffer and DAC Output Circuit

sinks convert the registered data into the appropriate analog output. When FT is tied high, the control inputs and data are not registered. The analog output asynchronously tracks the input data and video controls. Feedthrough itself is asynchronous and is usually used as a DC control.

To be registered synchronously, control and data inputs must be present at the input pins for a specific setup time (t_s) before and a specific hold time (t_H) after CONV's rising edge. Setup and hold times are not important in asynchronous mode. The minimum pulse widths high (t_{PWH}) and low (t_{PWL}), as well as settling time, become the limiting factors (Figure 4).

The video controls produce the output levels needed for horizontal blanking, frame synchronization, etc., to be compatible with video-system standards as described in RS-343-A. Table 2 shows the video-control effects on the analog output. Internal logic governs blank, sync, and force high so that they override the data inputs as needed in video applications. Sync overrides both the data and other controls to produce full negative video output (Figure 5).

Reference-white, video-level output is provided by force high, which drives the internal digital data to full-scale output (100IRE units). Bright gives an additional 10% of full-scale value to the output level. This function can be used in graphic displays for highlighting menus, cursors, or warning messages. If the devices are used in non-video applications, the video controls can be left open.

Convert Clock

For best performance, the clock should be differentially ECL driven by using CONV and $\overline{\text{CONV}}$ (Figure 6). Driving the clock in this manner minimizes clock noise and power-supply/output intermodulation. The clock's rising edge synchronizes the data and control inputs to the MAX5018. Since $\overline{\text{CONV}}$ determines the actual switching threshold of CONV, the clock can be driven single-ended by connecting a bias voltage to $\overline{\text{CONV}}$. This bias voltage sets the converter clock's switching threshold.

Analog Outputs

The MAX5018 has two analog outputs that are high-impedance, complementary current sinks. The outputs vary in proportion to the input data, controls, and reference-current values so that the full-scale output can be changed by setting I_{set} .

In video applications, the outputs can drive a doubly terminated 50Ω or 75Ω load to standard video levels. In the standard configuration shown in Figure 7, the output voltage is the product of the output current and load impedance and is between 0V and -1.07V. Out- (Figure 5) provides a video output waveform with the Sync pulse bottom at -1.07V. Out+ is inverted with Sync up.

8-Bit, High-Speed DAC

MAX5018




Figure 4. Timing Diagram




Figure 5. Video-Output Waveform for Standard Load

8-Bit, High-Speed DAC

Table 2. Video-Control Operation (output values for setup: 10IRE, 75Ω standard load)

SYNC	BLANK	REF WHITE	BRIGHT	DATA INPUT	OUT- (mA)	OUT- (V)	OUT- (IRE)	DESCRIPTION
1	X	X	X	X	28.57	-1.071	-40	Sync Level
0	1	X	X	X	20.83	-0.781	0	Blank Level
0	0	1	1	X	0.00	0.000	110	Enhanced High Level
0	0	1	0	X	1.95	-0.073	100	Normal High Level
0	0	0	0	000...	19.40	-0.728	7.5	Normal Low Level
0	0	0	0	111...	1.95	-0.073	100	Normal High Level
0	0	0	1	000...	17.44	-0.654	17.5	Enhanced Low Level
0	0	0	1	111...	0.00	0.000	110	Enhanced High Level




Figure 6. CONV, \overline{CONV} Switching Levels

8-Bit, High-Speed DAC

MAX5018





Figure 7. Standard Load (a) and Test Load (b)

8-Bit, High-Speed DAC

Package Information



	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	---	0.200	---	5.08
A1	0.015	---	0.38	---
A2	0.125	0.175	3.18	4.45
A3	0.055	0.080	1.40	2.03
B	0.016	0.022	0.41	0.56
B1	0.045	0.065	1.14	1.65
C	0.008	0.012	0.20	0.30
D1	0.005	0.080	0.13	2.03
E	0.300	0.325	7.62	8.26
E1	0.240	0.310	6.10	7.87
e	0.100	---	2.54	---
eA	0.300	---	7.62	---
eB	---	0.400	---	10.16
L	0.115	0.150	2.92	3.81

	INCHES		MILLIMETERS		N	MS001
	MIN	MAX	MIN	MAX		
D	0.348	0.390	8.84	9.91	8	AB
D	0.735	0.765	18.67	19.43	14	AC
D	0.745	0.765	18.92	19.43	16	AA
D	0.885	0.915	22.48	23.24	18	AD
D	1.015	1.045	25.78	26.54	20	AE
D	1.14	1.265	28.96	32.13	24	AF
D	1.360	1.380	34.54	35.05	28	*5

- NOTES:
1. D&E DO NOT INCLUDE MOLD FLASH
 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15mm (.006")
 3. CONTROLLING DIMENSION: MILLIMETER
 4. MEETS JEDEC MS001-XX AS SHOWN IN ABOVE TABLE
 5. SIMILAR TO JEDEC MO-058AB
 6. N = NUMBER OF PINS

 <small>120 SAN GABRIEL DR. SUNNYVALE CA 94086 TEL: (408) 737-7700</small> <small>PROPRIETARY INFORMATION</small>	PACKAGE FAMILY OUTLINE: PDIP .300"		21-0043	A
			<small>DOCUMENT CONTROL NUMBER</small>	<small>REV</small>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600