

Application Specific Discretes $A.S.D.^{TM}$

EMI FILTER INCLUDING ESD PROTECTION

MAIN APPLICATIONS

Where EMI filtering in ESD sensitive equipment is required :

- Computers and printers
- Communication systems
- Mobile phones
- MCU Boards

DESCRIPTION

The EMIF01-10018W5 is a highly integrated array designed to suppress EMI / RFI noise in all systems subjected to electromagnetic interferences.

Additionally, this filter includes an ESD protection circuitry which prevents the protected device from destruction when subjected to ESD surges up to 15 kV.

BENEFITS


- Cost-effectiveness compared to discrete solution
- EMI bi-directional low-pass filter
- High efficiency in ESD suppression.
- High flexibility in the design of high density boards
- Very low PCB space consuming : 4.2 mm² typically
- High reliability offered by monolithic integration

COMPLIES WITH THE FOLLOWING STANDARD:

IEC 1000-4-2		15kV	(air discharge)
	level 4	8 kV	(contact discharge)
			_


MIL STD 883C - Methode 3015-6 Class 3

Filtering behavior




TM : ASD is trademark of STMicroelectronics.


September 1999 - Ed: 1



FUNCTIONAL DIAGRAM



ESD response to IEC1000-4-2 (16 kV air discharge)




Symbol	Parameter and test conditions	Value	Unit
Vpp	ESD discharge IEC1000-4-2, air discharge ESD discharge IEC1000-4-2, contact discharge ESD discharge MIL STD 883 Method 3015-6	16 9 25	kV
Tj	Junction temperature	150	°C
T _{op}	Operating temperature range	-40 to + 85	°C
T _{stg}	Storage temperature range	-55 to +150	°C
TL	Lead solder temperature (10 seconds duration)	260	°C

ABSOLUTE MAXIMUM RATINGS (Tamb = 25 °C)

ELECTRICAL CHARACTERISTICS (T_{amb} = 25 °C)

Symbol	Parameter
V _{BR}	Breakdown voltage
I _{RM}	Leakage current @ V _{RM}
V _{RM}	Stand-off voltage
V _{CL}	Clamping voltage
Rd	Dynamic resistance
IPP	Peak pulse current
R _{I/O}	Series resistance between Input and Output
CIN	Input capacitance per line



57

Symbol	Test conditions	Min.	Тур.	Max.	Unit
Vbr	I _R = 1 mA	6	7	8	V
I _{RM}	V _{RM} = 3V			100	nA
Ri/o		80	100	120	Ω
R _d	$I_{pp} = 10 \text{ A}, t_p = 2.5 \ \mu s$ (see note 1)		1		Ω
CIN	at 0V bias		180		pF

Note 1 : to calculate the ESD residual voltage, please refer to the paragraph "ESD PROTECTION" on pages 4 & 5

TECHNICAL INFORMATION

FREQUENCY BEHAVIOR

The EMIF01-10018W5 is firstly designed as an EMI/RFI filter. This low-pass filter is characterized by the following parameters:

- Cut-off frequency
- Insertion loss
- High frequency rejection

Fig A1: EMIF01-10018W5 frequency response curve.





Figure A1 gives these parameters, in particular the signal rejection at the GSM frequency is about -24dB @ 900MHz -20dB @ 1800MHz

Fig. A2: Measurement conditions




ESD PROTECTION

In addition to its filtering function, the EMIF01-10018W5 is particularly optimized to perform ESD protection. ESD protection is based on the use of device which clamps at :

This protection function is splitted in 2 stages. As shown in figure A3, the ESD strikes are clamped by the first stage S1 and then its remaining overvoltage is applied to the second stage through the resistor R. Such a configuration makes the output voltage very low at the Vout level.

Fig. A3: ESD clamping behavior.



To have a good approximation of the remaining voltages at both Vin and Vout stages, we provide the typical dynamical resistance value Rd. By taking into account these following hypothesis : R>>Rd, RG>>Rd and Rload>>Rd, it gives these formulas:

$$Vin = \frac{Rg.Vbr+Rd.Vg}{Rg}$$
$$Vout = \frac{R.Vbr+Rd.Vin}{R}$$

The results of the calculation done for an IEC 1000-4-2 Level 4 Contact Discharge surge (Vg=8kV, Rg=330 Ω) and V_{BR}=7V (typ.) give:

This confirms the very low remaining voltage across the device to be protected. It is also important to note that in this approximation the parasitic inductance effect was not taken into account. This could be few tenths of volts during few ns at the Vin side. This parasitic effect is not present at the Vout side due the low current involved after the resistance R.


LATCH-UP PHENOMENA

The early ageing and destruction of IC's is often due to latch-up phenomena which mainly induced by dV/dt. Thanks to its RC structure, the EMIF01-10018W5 provides a high immunity to latch-up by integration of fast edges. (Please see the response of EMIF01-10018W5 to a 3 ns edge on Fig. A9)

The measurements done here after show very clearly (Fig. A5a & A5b) the high efficiency of the ESD protection :

- almost no influence of the parasitic inductances on Vout stage
 Vout clamping voltage very close to Vbr
 - vout clamping voltage very close to vbr

Fig. A4: Measurement conditions










Fig. A5: Remaining voltage at both stages S1 (Vin) and S2 (Vout) during ESD surge

Please note that the EMIF01-10018W5 is not only acting for positive ESD surges but also for negative ones. For negatives surges, it clamps close to ground voltage as shown in Fig. A5b.

NOTE: DYNAMIC RESISTANCE MEASUREMENT







As the value of the dynamic resistance remains stable for a surge duration lower than $20\mu s$, the $2.5\mu s$ rectangular surge is well adapted. In addition both rise and fall times are optimized to avoid any parasitic phenomenon during the measurement of Rd.

57

CROSSTALK BEHAVIOR 1- Crosstalk phenomena





The crosstalk phenomena are due to the coupling between 2 lines. The coupling factor (β_{12} or β_{21}) increases when the gap across lines decreases, particularly in silicon dice. In the example above the expected signal on load R_{L2} is $\alpha 2V_{G2}$, in fact the real voltage at this point has got an extra value $\beta 21V_{G1}$. This part of the V_{G1} signal represents the effect of the crosstalk phenomenon of the line 1 on the line 2. This phenomenon has to be taken into account when the drivers impose fast digital data or high frequency analog signals in the disturbing line. The perturbed line will be more affected if it works with low voltage signal or high load impedance (few k Ω). The following chapters give the value of both digital and analog crosstalk.

2- Digital Crosstalk

Fig. A8: Digital crosstalk measurement







Figure A8 shows the measurement circuit used to quantify the crosstalk effect in a classical digital application.


Figure A9 shows that in such a condition signal from 0 to 5V and rise time of few ns, the impact on the disturbed line is less than 50mV peak to peak. No data disturbance was noted on the concerned line. The measurements performed with falling edges gives an impact within the same range.






3- Analog Crosstalk










Figure A10 gives the measurement circuit for the analog application. In figure A11, the curve shows the effect of cell I/O1 on cell I/O2. In usual frequency range of analog signals (up to 100MHz) the effect on disturbed line is less than -42 dB.

4 - PSpice model

Fig. A12: PSpice model of one EMIF01 cell




Fig. A13: PSpice parameters

	Dz	Df	Dr	
BV	7	1000	1000	
Cjo	85p	85p	1p	
IBV	1u	1u	1u	
IKF	1000	1000	1000	
IS	10E-15	1.016E-15	10E-15	
ISR	100p	100p	100p	
N	1	1.0755	0.6	
М	0.3333	0.3333	0.3333	
RS	1	1	1m	
VJ	0.6	0.6	0.6	
TT	50n	50n	1n	

5

Note: This model is available for an ambient temperature of 27°C








Fig. A15: Comparison between PSpice simulation and measured frequency response




8/10

ORDER CODE




Order code	Marking	Package	Weight	Base qty	Delivery mode
EMIF01-10018W5	N12	SOT323-5L	5.4 mg	3000	Tape & reel

PACKAGE MECHANICAL DATA SOT323-5L



	DIMENSIONS				
REF.	Millin	neters	Inches		
	Min.	Max.	Min.	Max.	
А	0.8	1.1	0.031	0.043	
A1	0	0.1	0	0.004	
A2	0.8	1	0.031	0.039	
b	0.15	0.3	0.006	0.012	
С	0.1	0.18	0.004	0.007	
D	1.8	2.2	0.071	0.086	
Е	1.15	1.35	0.045	0.053	
е	0.65 Typ.				
Н	1.8	2.4	0.071	0.094	
Q1	0.1	0.4	0.004	0.016	

RECOMMENDED FOOTPRINT



Mechanical specifications				
Lead plating	Tin-lead			
Lead plating thickness	5μm min. 25 μm max.			
Lead material	Sn / Pb (70% to 90% Sn)			
Lead coplanarity	100µm max.			
Body material	Molded epoxy			
Flammability	UL94V-0			

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1999 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia

Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

57