

MOS INTEGRATED CIRCUIT μ PD16837

MONOLITHIC QUAD H BRIDGE DRIVER

DESCRIPTION

The μ PD16837 is a monolithic quad H bridge driver employing power MOS FETs in the output stage. The MOS FETs in the output stage lower the saturation voltage and power consumption as compared with conventional drivers using bipolar transistors.

In addition, a low-voltage malfunction prevention circuit is also provided that prevents the IC from malfunctioning when the supply voltage drops. A 30-pin plastic shrink SOP package is adopted to help create compact and slim application sets.

In the output stage H bridge circuits, two low-ON resistance H bridge circuits for driving actuators, and another two channels for driving sled motors and loading motors are provided, making the product ideal for applications in CD-ROM and DVD.

FEATURES

- Four H bridge circuits employing power MOS FETs
- High-speed PWM drive: Operating frequency: 120 kHz MAX.
- Low-voltage malfunction prevention circuit: Operating voltage: 2.5 V (TYP.)
- 30-pin shrink SOP (300 mil)

ORDERING INFORMATION

Part Number	Package
μPD16837GS	30-pin plastic SSOP (300 mil)

ABSOLUTE MAXIMUM RATINGS (T_A = 25 $^{\circ}$ C)

Parameter	Symbol	Conditions	Rating	Unit
Control block supply voltage	Vdd		-0.5 to +7.0	V
Output block supply voltage	Vм		-0.5 to +15	V
Input voltage	Vin		-0.5 to V _{DD} + 0.5	V
H bridge drive current ^{Note 1}	DR (pulse)	$PW \le 5 ms$, $Duty \le 30 \%$	±1.0	A/phase
Power dissipation ^{Note 2}	Рт		1.25	W
Operating temperature range	TA		0 to 75	°C
Peak junction temperature	Тсн (мах)		150	°C
Storage temperature range	Tstg		-55 to +150	°C

Notes 1. When only one channel operates.

2. When mounted on a glass epoxy board (100 mm \times 100 mm \times 1 mm)

The information in this document is subject to change without notice.

RECOMMENDED OPERATING RANGE

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Control block supply voltage	V _{DD} Note 1	4.0	5.0	6.0	V
Output block supply voltage	Vм	10.8	12.0	13.2	V
H bridge drive current	I _{DR (pulse)} Note 2	-600		600	mA
Operating frequency	fo			120	kHz
Operating temperature range	TA	0		75	°C
Peak junction temperature	Тсн (мах)			125	°C

Notes 1. The low-voltage malfunction prevention circuit operates when V_{DD} is 1.5 V or higher but less than 4 V (2.5 V TYP.).

2. PW \leq 5 ms, Duty \leq 10%

ELECTRICAL CHARACTERISTICS (T_A = 25 $^{\circ}$ C)

$T_A = 25$ °C and the other parameters are within their recommended operating ranges as described above unless otherwise specified.

The parameters other than changes in delay time are when the current is ON.

The low-voltage malfunction prevention circuit operates when VDD is 1.5 V to 4 V.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _M pin current (leakage current)	Ім	V _M = 13.2 V			50	μΑ
V _{DD} pin current	ldd	$V_{DD} = 6 V$			200	μΑ
High-level input current	Ін	Vin = Vdd			0.25	mA
Low-level input current	lι	V _{IN} = 0	-2.0			μΑ
High-level input voltage ^{Note 1}	Vін	Vdd = 5 V, Vm = 12 V	3.0		Vdd + 0.3	V
Low-level input voltageNote 1	VIL	Vdd = 5 V, Vm = 12 V	-0.3		0.8	V
H bridge ON resistance (chs 2 and 3)	Rona	Vdd = 5 V, Vm = 12 V		3.0	4.0	Ω
H bridge ON resistance (chs 1 and 4)	Rond	Vdd = 5 V, Vm = 12 V		1.5	2.0	Ω
H bridge switching current without	Isa (AVE)	VDD = 5 V			3.0	mA
load (chs 2 and 3) ^{Note 2}		V _M = 12 V				
H bridge switching current without	sb (AVE)	at 100 kHz			4.5	mA
load (chs 1 and 4) ^{Note 2}						

ch2, ch3 2A, 3A, 2B, 3B Output

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Rise time	t⊤∟Ha	$V_{DD} = 5 V$			200	ns
Rising delay time	t PLHa	V _M = 12 V			350	ns
Change in rising delay time	Δt PLHa	20 Ω			110	ns
Fall time	t⊤HLa	at 100 kHz			200	ns
Falling delay time	t PHLa				350	ns
Change in falling delay time	∆tPHLa				130	ns

ch2, ch3 2A-2B, 3A-3B

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Rising delay time differential	tPLHa (A-B)	Vdd = 5 V, Vm = 12 V			50	ns
Falling delay time differential	tpHLa (A-B)	20 Ω at 100kHz			50	ns

Notes 1. The input pins are the IN and SEL pins.

^{2.} Average value of the current consumed internally by an H bridge circuit when the circuit is switched without load.

ELECTRICAL CHARACTERISTICS (T_A = 25 $^{\circ}$ C)

 $T_A = 25$ °C and the other parameters are within their recommended operating ranges as described above unless otherwise specified.

The parameters other than changes in delay time are when the current is ON.

ch1, ch4 1A, 4A, 1B, 4B Output

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Rise time	tтьнь	$V_{DD} = 5 V$			200	ns
Rising delay time	t PLHb	V _M = 12 V			350	ns
Change in rising delay time	∆tplhb	10 Ω			110	ns
Fall time	tтньь	at 100 kHz			200	ns
Falling delay time	t PHLb				350	ns
Change in falling delay time	∆tрньь				130	ns

ch1, ch4 1A-1B, 4A-4B

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Rising delay time differential	tPLHa (A-B)	Vdd = 5 V, Vm = 12 V			50	ns
Falling delay time differential	tPHLa (A-B)	10 Ω at 100 kHz			50	ns

PIN CONFIGURATION

1 3	0 5	SEL4
2 2	9 11	INε
3 2	8 II	IN ₇
4 2	7 1	V _{M4}
5 2	6 4	4B Output block ch 4
6 2	5 F	PGND4
7 2	4 4	4A
8 2	3 \	Vмз
9 2	2 3	3B
10 2	1 F	PGND3
11 2	0 3	3A Output block ch 3
12 1	9 V	Vdd
13 1	8 5	SEL ₃
14 1	7 11	IN ₆
15 1	6 II	IN ₅
	1 3 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 2 10 2 11 2 13 1 14 1 15 1	130229328427526625724823922102111201219131814171516

TYPICAL CHARACTERISTICS







PACKAGE DIMENSION

30-PIN SHRINK SOP (300 mil) (unit: mm)



BLOCK DIAGRAM



Remark Connect all V_M and GND pins.

Δ: Internally pulled down to GND via 50 kΩ.

FUNCTION TABLE





Function Table (common to all chs)						
	Input		Out	tput		
IN1	IN2	SEL	OUTA	OUTB		
н	L	Н	Н	L		
L	L	Н	L	L		
L	Н	Н	L	н		
н	Н	н	н	н		
×	×	L	Z	Z		

^{×:} Don't care

Z: High inpedance

ABOUT SWITCHING

When output A is switched as shown in the figure on the right, a dead time (time during which both P ch and N ch are OFF) elapses to prevent through current. Therefore, the waveform of output A (rise time, fall time, and delay time) changes depending on whether output B is fixed to the high or low level.

The output voltage waveforms of A in response to an input waveform where output B is fixed to the low level (1) or high level (2) are shown below.

(1) Output B: Fixed to low level

Output A: Switching operation (Operations of P ch and N ch are shown.)



Output A goes into a high-impedance state and is in an undefined status during the dead time period. Because output B is pulled down by the load, a low level is output to A.

(2) Output B: Fixed to high level

Output A: Switching operation (Operations of P ch and N ch are shown.)



Output A goes into a high-impedance state and is in an undefined status during the dead time period. Because output B is pulled up by the load, a high level is output to A.



The switching characteristics shown on the preceding pages are specified as follows ("output at one side" means output B for H bridge output A, or output A for output B).

[Rise time]

Rise time when the output at one side is fixed to the low level (specified on current ON).

[Fall time]

Fall time when the output at one side is fixed to the high level (specified on current ON).

[Rising delay time]

Rising delay time when the output at one side is fixed to the low level (specified on current ON).

[Falling delay time]

Falling delay time when the output at one side is fixed to the high level (specified on current ON).

[Change in rising delay time]

Change (difference) in the rising delay time between when the output at one side is fixed to the low level and when the output at the other side is fixed to the high level.

[Change in falling delay time]

Change (difference) in falling delay time between when the output at one side is fixed to the low level and when the output at the other side is fixed to the high level.

[Rising delay time differential]

Difference in rising delay time between output A and output B.

[Falling delay time differential]

Difference in falling delay time between output A and output B.

Caution Because this IC switches a high current at high speeds, surge may occur due to the V_M and GND wiring and inductance and degrade the performance of the IC.

On the PWB, keep the pattern width of the V_M and GND lines as wide and short as possible, and insert the bypass capacitors between V_M and GND at a location as close to the IC as possible.

Connect a low-inductance magnetic capacitor (4700 pF or more) and an electrolytic capacitor of 10 μ F or so, depending on the load current, in parallel.

RECOMMENDED SOLDERING CONDITIONS

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, consult NEC.

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C; Time: 30 secs. max. (210 °C min.); Number of times: 3 times max.; Number of days: none ^{Note} ; Flux: Rosin-based flux with little chlorine content (chlorine: 0.2 Wt% max.) is recommended.	IR35-00-3
VPS	Package peak temperature: 215 °C; Time: 40 secs. max. (200 °C min.); Number of times: 3 times max.; Number of days: none ^{Note} ; Flux: Rosin-based flux with little chlorine content (chlorine: 0.2 Wt% max.) is recommended.	VP-15-00-3
Wave soldering	Package peak temperature: 260 °C; Time: 10 secs. max.; Number of times: once; Flux: Rosin-based flux with little chlorine content (chlorine: 0.2 Wt% max.) is recommended.	WS60-00-1

Note Number of days in storage after the dry pack has been opened. The storage conditions are at 25 °C, 65% RH MAX.

Caution Do not use two or more soldering methods in combination.

[MEMO]

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.