

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

74ABT853

FEATURES

- Low static and dynamic power dissipation with high speed and high output drive
- Open-collector $\overline{\text{ERROR}}$ output
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power-up 3-State
- Live insertion/extraction permitted

DESCRIPTION

The 74ABT853 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT853 is an octal transceiver with a parity generator/checker and is intended for bus-oriented applications.

When Output Enable A ($\overline{\text{OE}}\overline{\text{A}}$) is High, it will place the A outputs in a high impedance state. Output Enable B ($\overline{\text{OE}}\overline{\text{B}}$) controls the B outputs in the same way.

The parity generator creates an odd parity output (PARITY) when $\overline{\text{OE}}\overline{\text{B}}$ is Low. When $\overline{\text{OE}}\overline{\text{A}}$ is Low, the parity of the B port, including the PARITY input, is checked for odd parity. When an error is detected, the error data is sent to the input of a latch. The error data can then be passed, stored, cleared, or sampled depending on the $\overline{\text{ENABLE}}$ and $\overline{\text{CLEAR}}$ control signals.

If both $\overline{\text{OE}}\overline{\text{A}}$ and $\overline{\text{OE}}\overline{\text{B}}$ are Low, data will flow from the A bus to the B bus and the part is forced into an error condition which creates an inverted PARITY output. This error condition can be used by the designer for system diagnostics.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{\text{amb}} = 25^{\circ}\text{C}; \text{GND} = 0\text{V}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50\text{pF}; V_{\text{CC}} = 5\text{V}$	3.4	ns
t_{PLH} t_{PHL}	Propagation delay An to PARITY	$C_L = 50\text{pF}; V_{\text{CC}} = 5\text{V}$	7.4	ns
C_{IN}	Input capacitance	$V_I = 0\text{V}$ or V_{CC}	4	pF
$C_{\text{I/O}}$	I/O capacitance	Outputs disabled; $V_O = 0\text{V}$ or V_{CC}	7	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{\text{CC}} = 5.5\text{V}$	50	μA


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic DIP	-40°C to +85°C	74ABT853 N	74ABT853 N	SOT222-1
24-Pin plastic SO	-40°C to +85°C	74ABT853 D	74ABT853 D	SOT137-1
24-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT853 DB	74ABT853 DB	SOT340-1
24-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT853 PW	74ABT853PW DH	SOT355-1

PIN CONFIGURATION



LOGIC SYMBOL



8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

74ABT853

PIN DESCRIPTION

SYMBOL	PIN NUMBER	NAME AND FUNCTION
A0 – A7	2, 3, 4, 5, 6, 7, 8, 9	A port 3-State inputs/outputs
B0 – B7	23, 22, 21, 20, 19, 18, 17, 16	B port 3-State inputs/outputs
$\overline{OE}A$	1	Enables the A outputs when Low
$\overline{OE}B$	14	Enables the B outputs when Low
PARITY	15	Parity output/input
ERROR	10	Error output (open collector)
CLEAR	11	Clears the error flag register when Low
ENABLE	13	Enable input (active-Low)
GND	12	Ground (0V)
V _{CC}	24	Positive supply voltage

FUNCTION TABLE

MODE	INPUTS				OUTPUTS		
	$\overline{OE}B$	$\overline{OE}A$	A _n Σ OF HIGHS	B _n + PARITY Σ OF HIGHS	A _n	B _n	PARITY
A data to B bus and generate odd parity output	L	H	Odd Even	(output)	(input)	A _n	L H
B data to A bus and check for parity error ¹	H	L	(output)	X	B _n	(input)	(input)
A bus and B bus disabled ²	H	H	X	X	Z	Z	Z
A data to B bus and generate inverted parity output	L	L	Odd Even	(output)	(input)	A _n	H L

NOTES:

1. Error checking is detailed in the Error Flag Function Table below.
2. When \overline{ENABLE} is Low, \overline{ERROR} is Low if the sum of A inputs is even or \overline{ERROR} is High if the sum of A inputs is odd.

ERROR FLAG FUNCTION TABLE


MODE	INPUTS			INTERNAL NODE POINT "P"	OUTPUT	
	\overline{ENABLE}	\overline{CLEAR}	B _n + PARITY Σ OF HIGHS		PRE-STATE ERROR _{n-1}	ERROR OUTPUT
Pass	L	L	Odd Even	H L	X	H L
Sample	L	H	Odd Even X	H L X	H X L	H L L
Clear	H	L	X	X	X	H
Store	H	H	X	X	L H	L H

- H = High voltage level steady state
 L = Low voltage level steady state
 X = Don't care
 Z = High impedance "off" state

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

74ABT853

LOGIC DIAGRAM



SA00264

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

74ABT853

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage	4.5	5.5	V
V_I	Input voltage	0	V_{CC}	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level input voltage		0.8	V
I_{OH}	High-level output current		-32	mA
I_{OL}	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	5	ns/V
T_{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
			Min	Typ	Max	Min	Max	
V_{IK}	Input clamp voltage	$V_{CC} = 4.5\text{V}; I_{IK} = -18\text{mA}$		-0.9	-1.2		-1.2	V
V_{OH}	High-level output voltage All outputs except ERROR	$V_{CC} = 4.5\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL}$ or V_{IH}	2.5	3.5		2.5		V
		$V_{CC} = 5.0\text{V}; I_{OH} = -3\text{mA}; V_I = V_{IL}$ or V_{IH}	3.0	4.0		3.0		V
		$V_{CC} = 4.5\text{V}; I_{OH} = -32\text{mA}; V_I = V_{IL}$ or V_{IH}	2.0	2.6		2.0		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}; I_{OL} = 64\text{mA}; V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V
I_I	Input leakage current	Control pins $V_{CC} = 5.5\text{V}; V_I = \text{GND}$ or 5.5V		± 0.01	± 1.0		± 1.0	μA
		Data pins $V_{CC} = 5.5\text{V}; V_I = \text{GND}$ or 5.5V		± 5	± 100		± 100	μA
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0\text{V}; V_O$ or $V_I \leq 4.5\text{V}$		± 5.0	± 100		± 100	μA
$I_{PU/PD}$	Power-up/down 3-State output current ³	$V_{CC} = 2.1\text{V}; V_O = 0.5\text{V}; V_I = \text{GND}$ or V_{CC} ; $V_{OE} = \text{Don't care}$		± 5.0	± 50		± 50	μA
$I_{IH} + I_{OZH}$	3-State output High current	$V_{CC} = 5.5\text{V}; V_O = 2.7\text{V}; V_I = V_{IL}$ or V_{IH}		5.0	50		50	μA
$I_{IL} + I_{OZL}$	3-State output Low current	$V_{CC} = 5.5\text{V}; V_O = 0.5\text{V}; V_I = V_{IL}$ or V_{IH}		-5.0	-50		-50	μA
I_{CEX}	Output high leakage current	$V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_I = \text{GND}$ or V_{CC}		5.0	50		50	μA
I_O	Output current ¹	$V_{CC} = 5.5\text{V}; V_O = 2.5\text{V}$	-50	-100	-180	-50	-180	mA
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5\text{V}$; Outputs High, $V_I = \text{GND}$ or V_{CC}		0.5	250		250	μA
I_{CCL}		$V_{CC} = 5.5\text{V}$; Outputs Low, $V_I = \text{GND}$ or V_{CC}		25	38		38	mA
I_{CCZ}		$V_{CC} = 5.5\text{V}$; Outputs 3-State; $V_I = \text{GND}$ or V_{CC}		0.5	50		50	μA
ΔI_{CC}	Additional supply current per input pin ²	Outputs enabled, one input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5\text{V}$		0.5	1.5		1.5	mA
		Outputs 3-State, one data input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5\text{V}$		0.01	50		50	μA
		Outputs 3-State, one enable input at 3.4V, other inputs at V_{CC} or GND; $V_{CC} = 5.5\text{V}$		0.5	1.5		1.5	mA

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10msec. From $V_{CC} = 2.1\text{V}$ to $V_{CC} = 5\text{V} \pm 10\%$, a transition time of up to 100 μsec is permitted. The ERROR output pin 10 is not included in this spec due to the open collector design.

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

74ABT853

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORMS	LIMITS					UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$			$T_{\text{amb}} = -40 \text{ to } +85^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 10\%$		
			Min	Typ	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	4	1.2 1.0	3.4 2.6	4.8 4.0	1.2 1.0	5.3 4.5	ns
t_{PLH} t_{PHL}	Propagation delay An to PARITY	1, 4	2.1 2.5	7.4 7.4	9.5 9.7	2.1 2.5	11.2 11.0	ns
t_{PLH} t_{PHL}	Propagation delay OE \bar{A} to PARITY	1, 4	1.8 2.3	6.6 6.7	8.5 8.6	1.8 2.3	10.5 10.0	ns
t_{PLH}	Propagation delay CLEAR to ERROR	3	1.0	3.6	5.5	1.0	6.2	ns
t_{PLH} t_{PHL}	Propagation delay ENABLE to ERROR	4	1.8 1.8	3.8 4.5	5.1 5.8	1.8 1.8	6.0 6.6	ns
t_{PLH} t_{PHL}	Propagation delay Bn or PARITY to ERROR	1, 4	2.0 3.0	7.9 9.0	10.1 11.5	2.0 3.0	11.7 12.8	ns
t_{PZH} t_{PZL}	Output enable time OE \bar{A} to An or OE \bar{B} to Bn, PARITY	2, 5	1.0 2.1	3.2 4.1	5.1 5.8	1.0 2.1	6.2 6.7	ns
t_{PHZ} t_{PLZ}	Output disable time OE \bar{A} to An or OE \bar{B} to Bn, PARITY	2, 5	3.1 3.2	5.1 5.6	7.3 7.2	3.1 3.2	7.9 8.1	ns

AC SETUP REQUIREMENTS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$


SYMBOL	PARAMETER	WAVEFORMS	LIMITS			UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$		$T_{\text{amb}} = -40 \text{ to } +85^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 10\%$	
			MIN	TYP	MIN	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time, High or Low Bn or PARITY to ENABLE	6	8.5 8.5	6.5 3.6	8.5 8.5	ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time, High or Low Bn or PARITY to ENABLE	6	0.0 0.0	-3.4 -6.3	0.0 0.0	ns
$t_s(\text{H})$	Setup time, High CLEAR to ENABLE	6	2.0	-1.6	2.0	ns
$t_h(\text{L})$	Hold time, Low CLEAR to ENABLE	6	3.0	1.8	3.0	ns
$t_w(\text{L})$	Pulse width, Low CLEAR	3	3.5	1.0	3.5	ns
$t_w(\text{L})$	Pulse width, Low ENABLE	6	4.0	2.5	4.0	ns

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)


74ABT853

AC WAVEFORMS


$V_M = 1.5V$, $V_{IN} = GND$ to $3.0V$




Waveform 1. Propagation Delay For Inverting Output




Waveform 4. Propagation Delay For Non-Inverting Output




Waveform 2. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



Waveform 3. CLEAR Pulse Width and CLEAR to ERROR Delay




NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 6. Data Setup and Hold Times and ENABLE Pulse Width

8-bit transceiver with 9-bit parity checker/ generator and flag latch (3-State)

74ABT853

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS




NOTE:

When using Open-Collector parts, the value of the pull-up resistor greatly affects the value of the t_{PLH}. For example, changing the specified pull-up resistor value from 500Ω to 100Ω will improve the t_{PLH} over 300% with only a slight change in the t_{PHL}. However, if the value of the pull-up resistor is changed, the user must make certain that the total I_{OL} current through the resistor and the total I_{IL}'s of the receivers does not exceed the I_{OL} maximum specification.

SA00241

TEST CIRCUIT AND WAVEFORM




Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t _{PLZ}	closed
t _{pZL}	closed
All other	open

LOAD VALUES

OUTPUT	R _X	V _X
ERROR	100Ω	V _{CC}
All other	500Ω	7.0V



V_M = 1.5V
Input Pulse Definition

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t _w	t _R	t _F
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns

SA00242