


## CMOS 8-bit Single Chip Microcomputer

### Description

The CXP864P61 is the CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time-base timer, on-screen display function, I<sup>2</sup>C bus interface, PWM output, remote control reception circuit, HSYNC counter, watchdog timer, 32kHz timer/counter besides the basic configurations of 8-bit CPU, PROM, RAM, I/O ports.

The CXP864P61 also provides a sleep function that enables to lower the power consumption.

The CXP864P61 is the PROM-incorporated version of the CXP86461 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.



### Structure


Silicon gate CMOS IC

### Features


- A wide instruction set (213 instructions) which covers various types of data
  - 16-bit operation/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle
  - 250ns at 16MHz operation (4.5 to 5.5V)
  - 122μs at 32kHz operation (2.7 to 5.5V)
- Incorporated PROM
  - 60K bytes
- Incorporated RAM
  - 1536 bytes (Excludes VRAM for on-screen display and sprite RAM)
- Peripheral functions
  - A/D converter
    - 8 bits, 6 channels, successive approximation method (Conversion time of 3.25μs at 16 MHz)
  - Serial interface
    - 8-bit clock sync type, 1 channel
  - Timer
    - 8-bit timer
    - 8-bit timer/counter
    - 19-bit time-base timer
    - 32kHz timer/counter
  - On-screen display (OSD) function
    - 12 × 16 dots, 52 character types
    - 15 character colors, 2 lines × 24 characters, frame background 8 colors/ half blanking, background on full screen 15 colors/ half blanking edging/ shadowing/ rounding for every line, background with shadow for every character, double scanning, sprite OSD, 12 × 16 dots, 1 screen, 8 colors for every dot
  - I<sup>2</sup>C bus interface
  - PWM output
    - 8 bits, 8 channels
    - 14 bits, 1 channel
  - Remote control reception circuit
    - 8-bit pulse measurement counter, 6-stage FIFO
  - HSYNC counter
    - 2 channels
  - Watchdog timer
- Interruption
  - 13 factors, 13 vectors, multi-interruption possible
- Standby mode
  - Sleep
- Package
  - 52-pin plastic SDIP

Purchase of Sony's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



## Pin Assignment (Top View)

**Note)**

1. Vpp (Pin 38) is left open.
2. Vss (Pins 12 and 40) are both connected to GND.

Pin Description




| Symbol                            | I/O                   | Description                                                                                                                                                                       |                                                                                                                                      |
|-----------------------------------|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| PA0/AN0 to PA5/AN5                | I/O/<br>Analog input  | (Port A)<br>8-bit I/O port.<br>I/O can be set in a unit of single bits.<br>(8 pins)                                                                                               | Analog inputs to A/D converter.<br>(6 pins)                                                                                          |
| PA6/VSYN                          | I/O/Input             |                                                                                                                                                                                   | OSD display vertical sync signal input.                                                                                              |
| PA7/HSYN                          | I/O/Input             |                                                                                                                                                                                   | OSD display horizontal sync signal input.                                                                                            |
| PB0 to PB7                        | I/O                   | (Port B)<br>8-bit I/O port. I/O can be set in a unit of single bits.<br>(8 pins)                                                                                                  |                                                                                                                                      |
| PD0/ $\overline{\text{INT2}}$     | I/O/Input             | (Port D)<br>8-bit I/O port. I/O can be set in a unit of single bits.<br>Can drive 12mA sink current.<br>(8 pins)                                                                  | External interruption request input. Active at the falling edge.                                                                     |
| PD1/ $\overline{\text{SCK}}$      | I/O/I/O               |                                                                                                                                                                                   | Serial clock I/O.                                                                                                                    |
| PD2/ $\overline{\text{SO}}$       | I/O/Output            |                                                                                                                                                                                   | Serial data output.                                                                                                                  |
| PD3/ $\overline{\text{SI}}$       | I/O/Input             |                                                                                                                                                                                   | Serial data input.                                                                                                                   |
| PD4/HS0                           | I/O/Input             |                                                                                                                                                                                   | HSYN counter (CH0) input.                                                                                                            |
| PD5/HS1                           | I/O/Input             |                                                                                                                                                                                   | HSYN counter (CH1) input.                                                                                                            |
| PD6/RMC                           | I/O/Input             |                                                                                                                                                                                   | Remote control reception circuit input.                                                                                              |
| PD7/ $\overline{\text{EC}}$       | I/O/Input             |                                                                                                                                                                                   | External event input for timer/counter.                                                                                              |
| PE0/ $\overline{\text{TO/ADJ}}$   | I/O/Output/<br>Output | (Port E)<br>Bits 0 and 1 are I/O port; I/O can be set in a unit of single bit.<br>Bits 2 and 3 are input port. Bits 4, 5 and 6 are output port.<br>(7 pins)                       | Rectangular wave output for 8-bit timer/counter.                                                                                     |
| PE1/ $\overline{\text{PWM}}$      | I/O/Output            |                                                                                                                                                                                   | 32kHz oscillation frequency dividing output.                                                                                         |
| PE2/ $\overline{\text{TEX/INT0}}$ | Input/Input/<br>Input |                                                                                                                                                                                   | 14-bit PWM output.                                                                                                                   |
| PE3/TX                            | Input/Output          |                                                                                                                                                                                   | Connects a crystal for 32kHz timer/counter clock oscillation. When used as an event counter, input to TEX pin and leave TX pin open. |
| PE4/YM                            | Output/Output         |                                                                                                                                                                                   | OSD display 6-bit output.<br>(6 pins)                                                                                                |
| PE5/YS                            | Output/Output         |                                                                                                                                                                                   |                                                                                                                                      |
| PE6/I                             | Output/Output         |                                                                                                                                                                                   |                                                                                                                                      |
| B                                 | Output                |                                                                                                                                                                                   |                                                                                                                                      |
| G                                 | Output                | (Port F)<br>8-bit output port.<br>Open drain output of large current (12mA) and N channel.<br>Lower 4 bits are medium drive voltage (12V); upper 4 bits are 5V drive.<br>(8 pins) | 8-bit PWM output.<br>(4 pins)                                                                                                        |
| R                                 | Output                |                                                                                                                                                                                   | I <sup>2</sup> C bus interface transfer clock I/O.<br>(2 pins)                                                                       |
| PF0/PWM0 to PF3/PWM3              | Output/Output         | (Port F)<br>8-bit output port.<br>Open drain output of large current (12mA) and N channel.<br>Lower 4 bits are medium drive voltage (12V); upper 4 bits are 5V drive.<br>(8 pins) | 8-bit PWM output.                                                                                                                    |
| PF4/SCL0                          | Output/I/O            |                                                                                                                                                                                   | I <sup>2</sup> C bus interface transfer data I/O.<br>(2 pins)                                                                        |
| PF5/SCL1/<br>PWM4                 | Output/I/O/<br>Output |                                                                                                                                                                                   | 8-bit PWM output.                                                                                                                    |
| PF6/SDA0                          | Output/I/O            |                                                                                                                                                                                   | 8-bit PWM output.                                                                                                                    |
| PF7/SDA1/<br>PWM5                 | Output/I/O/<br>Output |                                                                                                                                                                                   | 8-bit PWM output.                                                                                                                    |

| Symbol                        | I/O       | Description                                                                                                                                            |                                                                     |
|-------------------------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|
| PG7/ $\overline{\text{INT1}}$ | I/O/Input | (Port G)<br>1-bit I/O port. I/O can be set in a unit of single bits.<br>(1 pin)                                                                        | External interruption request input.<br>Active at the falling edge. |
| EXTAL                         | Input     | Connects a crystal for system clock oscillation. When a clock is supplied externally, input to EXTAL pin and input a reversed phase clock to XTAL pin. |                                                                     |
| XTAL                          | Output    |                                                                                                                                                        |                                                                     |
| $\overline{\text{RST}}$       | Input     | System reset; active at Low level.                                                                                                                     |                                                                     |
| EXLC                          | Input     | OSD display clock oscillation I/O. Oscillation frequency is determined by the external L and C.                                                        |                                                                     |
| XLC                           | Output    |                                                                                                                                                        |                                                                     |
| V <sub>DD</sub>               |           | Positive power supply.                                                                                                                                 |                                                                     |
| V <sub>SS</sub>               |           | GND. Connect two V <sub>SS</sub> pins to GND.                                                                                                          |                                                                     |
| V <sub>pp</sub>               |           | Positive power supply for incorporated-PROM writing.<br>No connected for normal operation.                                                             |                                                                     |

Input/Output Circuit Formats for Pins

| Pin                                      | Circuit format                                                      | When reset |
|------------------------------------------|---------------------------------------------------------------------|------------|
| PA0/AN0<br>to<br>PA5/AN5<br><br>6 pins   | <div>Port A</div>                                                   | Hi-Z       |
| PA6/VSYNC<br>PA7/HSYNC<br><br>2 pins     | <div>Port A</div>                                                   | Hi-Z       |
| PB0 to PB7<br>PG7/INT1<br><br>9 pins     | <div>Port B</div> <div>Port G</div>                                 | Hi-Z       |
| PF0/PWM0<br>to<br>PF3/PWM3<br><br>4 pins | <div>Port F</div> <p>* 12V drive voltage<br/>Large current 12mA</p> | Hi-Z       |

| Pin                                                                                                                   | Circuit format                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | When reset                                                            |
|-----------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
| PD0/ $\overline{\text{INT2}}$<br>PD3/SI<br>PD4/HS0<br>PD5/HS1<br>PD6/RMC<br>PD7/ $\overline{\text{EC}}$<br><br>6 pins | <p>Port D</p> <p>Data bus ← RD (Port D)</p> <p><math>\overline{\text{INT2}}</math>, SI, HS0, HS1, RMC, <math>\overline{\text{EC}}</math></p> <p>* Large current 12mA</p>                                                                                                                                                                                                                                                                                                                                 | Hi-Z                                                                  |
| PD1/ $\overline{\text{SCK}}$<br>PD2/SO<br><br>2 pins                                                                  | <p>Port D</p> <p>SCK, SO</p> <p>SIO output enable</p> <p>Data bus ← RD (Port D)</p> <p>SCK only</p> <p>* Large current 12mA<br/>PD2 is not Schmitt input.</p>                                                                                                                                                                                                                                                                                                                                            | Hi-Z                                                                  |
| PE0/TO/ADJ<br><br>1 pin                                                                                               | <p>Port E</p> <p>Internal reset signal</p> <p>Port E data<br/>"1" when reset<br/>TO<br/>ADJ16K*1<br/>ADJ2K*1</p> <p>MPX</p> <p>Port E function selection (Upper)<br/>Port E function selection (Lower)<br/>"00" when reset</p> <p>Port E direction<br/>"1" when reset</p> <p>Data bus ← RD (Port E)</p> <p>*1 ADJ signals are frequency dividing outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.<br/>*2 Pull-up resistors approx. 150k<math>\Omega</math></p> | High level<br>(with the resistor of pull-up transistor ON when reset) |

| Pin                                                      | Circuit format                                                                                                                                                                                         | When reset                       |
|----------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|
| <div>PE1/PWM</div> <div>1 pin</div>                      | <div>Port E</div>                                                                                                    | High level                       |
| <div>PE2/TEX/INT0<br/>PE3/TX</div> <div>2 pins</div>     | <div>Port E</div>                                                                                                   | Oscillation halted<br>Port input |
| <div>PE4/YM<br/>PE5/YS<br/>PE6/I</div> <div>3 pins</div> | <div>Port E</div>  <p>Writing data to output polarity register and port data register brings output to active.</p> | Hi-Z                             |

| Pin                                                                  | Circuit format                                                                                                                                                                                                                                                                                                                                        | When reset         |
|----------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|
| PF4/SCL0<br>PF5/SCL1/PWM4<br>PF6/SDA0<br>PF7/SDA1/PWM5<br><br>4 pins | <p>Port F</p> <p>SCL, SDA</p> <p>I<sup>2</sup>C bus enable</p> <p>PWM4, PWM5</p> <p>Port F function selection<br/>"0" when reset</p> <p>Port F data<br/>"1" when reset</p> <p>Schmitt input</p> <p>SCL, SDA<br/>(I<sup>2</sup>C bus circuit)</p> <p>* Large current 12mA</p> <p>BUS SW</p> <p>To internal I<sup>2</sup>C pins<br/>(SCL1 for SCL0)</p> | Hi-Z               |
| R<br>G<br>B<br><br>3 pins                                            | <p>R, G, B</p> <p>Output polarity<br/>"0" when reset</p> <p>Writing data to output polarity register brings output to active.</p>                                                                                                                                                                                                                     | Hi-Z               |
| EXLC<br>XLC<br><br>2 pins                                            | <p>Oscillation control</p> <p>EXLC</p> <p>XLC</p> <p>OSD display clock</p>                                                                                                                                                                                                                                                                            | Oscillation halted |
| EXTAL<br>XTAL<br><br>2 pins                                          | <p>EXTAL</p> <p>XTAL</p> <p>• Diagram shows the circuit composition during oscillation.<br/>• Feedback resistor is removed during stop mode.<br/>(This device does not enter the stop mode.)</p>                                                                                                                                                      | Oscillation        |
| $\overline{\text{RST}}$<br><br>1 pin                                 | <p>Pull-up resistor</p> <p>Schmitt input</p>                                                                                                                                                                                                                                                                                                          | Low level          |

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0V reference)

| Item                            | Symbol            | Ratings        | Unit | Remarks                                              |
|---------------------------------|-------------------|----------------|------|------------------------------------------------------|
| Supply voltage                  | V <sub>DD</sub>   | −0.3 to +7.0   | V    |                                                      |
|                                 | V <sub>pp</sub>   | −0.3 to +13.0  | V    | Incorporated PROM                                    |
| Input voltage                   | V <sub>IN</sub>   | −0.3 to +7.0*1 | V    |                                                      |
| Output voltage                  | V <sub>OUT</sub>  | −0.3 to +7.0*1 | V    |                                                      |
| Medium drive output voltage     | V <sub>OUTP</sub> | −0.3 to +15.0  | V    |                                                      |
| High level output current       | I <sub>OH</sub>   | −5             | mA   |                                                      |
| High level total output current | ΣI <sub>OH</sub>  | −50            | mA   | Total of all output pins                             |
| Low level output current        | I <sub>OL</sub>   | 15             | mA   | Ports excluding large current output (value per pin) |
|                                 | I <sub>OLC</sub>  | 20             | mA   | Large current output ports (value per pin*2)         |
| Low level total output current  | ΣI <sub>OL</sub>  | 130            | mA   | Total of all output pins                             |
| Operating temperature           | T <sub>opr</sub>  | −10 to +75     | °C   |                                                      |
| Storage temperature             | T <sub>stg</sub>  | −55 to +150    | °C   |                                                      |
| Allowable power dissipation     | P <sub>D</sub>    | 400            | mW   | SDIP-52P-01                                          |

\*1 V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3 V.

\*2 The large current output port is Port D (PD) and Port F (PF).

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V reference)

| Item                     | Symbol            | Min.                  | Max.                  | Unit | Remarks                                                                    |
|--------------------------|-------------------|-----------------------|-----------------------|------|----------------------------------------------------------------------------|
| Supply voltage           | V <sub>DD</sub>   | 4.5                   | 5.5                   | V    | Guaranteed operation range for 1/2 and 1/4 frequency dividing clock        |
|                          |                   | 3.5                   | 5.5                   | V    | Guaranteed operation range for 1/16 frequency dividing clock or sleep mode |
|                          |                   | 2.7                   | 5.5                   | V    | Guaranteed operation range by TEX clock                                    |
|                          |                   | —                     | —                     | V    | Guaranteed data hold operation range during stop*5                         |
| High level input voltage | V <sub>IH</sub>   | 0.7V <sub>DD</sub>    | V <sub>DD</sub>       | V    | *1                                                                         |
|                          | V <sub>IHS</sub>  | 0.8V <sub>DD</sub>    | V <sub>DD</sub>       | V    | *2                                                                         |
|                          | V <sub>IHEX</sub> | V <sub>DD</sub> − 0.4 | V <sub>DD</sub> + 0.3 | V    | EXTAL pin*3, TEX pin*4                                                     |
| Low level input voltage  | V <sub>IL</sub>   | 0                     | 0.3V <sub>DD</sub>    | V    | *1                                                                         |
|                          | V <sub>ILS</sub>  | 0                     | 0.2V <sub>DD</sub>    | V    | *2                                                                         |
|                          | V <sub>ILEX</sub> | −0.3                  | 0.4                   | V    | EXTAL pin*3, TEX pin*4                                                     |
| Operating temperature    | T <sub>opr</sub>  | −10                   | +75                   | °C   |                                                                            |

\*1 PA1 to 5, PB3 to 7, PD2, PE0, PE1, PE3, SCL0 to 1, SDA0 to 1 pins

\*2 VSYNC, HSYNC, INT2, SCK, SI, HS0, HS1, RMC, EC, INT0, INT1, RST, PB0, PB1, PB2 pins

\*3 Specifies only during external clock input.

\*4 Specifies only during external event count input.

\*5 This device does not enter the stop mode.

## Electrical Characteristics

## DC characteristics

(Ta = -10 to +75°C, Vss = 0V reference)

| Item                                                                      | Symbol                                                                                     | Pins                                                         | Conditions                                                                                                               | Min. | Typ. | Max. | Unit |
|---------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| High level output voltage                                                 | V <sub>OH</sub>                                                                            | PA, PB, PD, PE0 to PE1, PE4 to PE6, PG7, R, G, B             | V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = −0.5mA                                                                         | 4.0  |      |      | V    |
|                                                                           |                                                                                            |                                                              | V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = −1.2mA                                                                         | 3.5  |      |      | V    |
| Low level output voltage                                                  | V <sub>OL</sub>                                                                            | PA, PB, PD, PE0 to PE1, PE4 to PE6, PF0 to PF3, PG7, R, G, B | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA                                                                          |      |      | 0.4  | V    |
|                                                                           |                                                                                            |                                                              | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA                                                                          |      |      | 0.6  | V    |
|                                                                           |                                                                                            | PD, PF                                                       | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 12.0mA                                                                         |      |      | 1.5  | V    |
|                                                                           |                                                                                            | PF4 to PF7 (SCL0, SCL1, SDA0, SDA1)                          | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.0mA                                                                          |      |      | 0.4  | V    |
|                                                                           |                                                                                            |                                                              | V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 4.0mA                                                                          |      |      | 0.6  | V    |
| Input current                                                             | I <sub>IHE</sub>                                                                           | EXTAL                                                        | V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V                                                                           | 0.5  |      | 40   | μA   |
|                                                                           | I <sub>ILE</sub>                                                                           |                                                              | V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V                                                                           | −0.5 |      | −40  | μA   |
|                                                                           | I <sub>IHT</sub>                                                                           | TEX                                                          | V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V                                                                           | 0.1  |      | 10   | μA   |
|                                                                           | I <sub>ILT</sub>                                                                           |                                                              | V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V                                                                           | −0.1 |      | −10  | μA   |
|                                                                           | I <sub>ILR</sub>                                                                           | $\overline{\text{RST}}^{*1}$                                 |                                                                                                                          | −1.5 |      | −400 | μA   |
| I/O leakage current                                                       | I <sub>Iz</sub>                                                                            | PA, PB, PD, PE, PG7, R, G, B, $\overline{\text{RST}}^{*1}$   | V <sub>DD</sub> = 5.5V, V <sub>I</sub> = 0, 5.5V                                                                         |      |      | ±10  | μA   |
| Open drain I/O leakage current (in N-ch Tr off state)                     | I <sub>LOH</sub>                                                                           | PF0 to PF3                                                   | V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 12.0V                                                                          |      |      | 50   | μA   |
|                                                                           |                                                                                            | PF4 to PF7                                                   | V <sub>DD</sub> = 5.5V, V <sub>OH</sub> = 5.5V                                                                           |      |      | 10   | μA   |
| I <sup>2</sup> C bus switch connection impedance (in output Tr off state) | R <sub>BS</sub>                                                                            | SCL0: SCL1<br>SDA0: SDA1                                     | V <sub>DD</sub> = 4.5V<br>V <sub>SCL0</sub> = V <sub>SCL1</sub> = 2.25V<br>V <sub>SDA0</sub> = V <sub>SDA1</sub> = 2.25V |      |      | 120  | Ω    |
| Supply current*2                                                          | I <sub>DD1</sub>                                                                           | V <sub>DD</sub>                                              | 1/2 frequency dividing clock                                                                                             |      | 25   | 38   | mA   |
|                                                                           | V <sub>DD</sub> = 5.5V, 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF) |                                                              |                                                                                                                          |      |      |      |      |
|                                                                           | I <sub>DD2</sub>                                                                           |                                                              | V <sub>DD</sub> = 3.3V, 32MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)                               |      | 30   | 90   | μA   |
|                                                                           | I <sub>DDS1</sub>                                                                          |                                                              | Sleep mode                                                                                                               |      | 1.2  | 2.1  | mA   |
|                                                                           |                                                                                            |                                                              | V <sub>DD</sub> = 5.5V, 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)                               |      |      |      |      |
|                                                                           | I <sub>DDS2</sub>                                                                          |                                                              | V <sub>DD</sub> = 3.3V, 32MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)                               |      | 15   | 38   | μA   |
| I <sub>DDS3</sub>                                                         | Stop mode*3<br>V <sub>DD</sub> = 5.5V, termination of 16MHz and 32MHz oscillation          |                                                              | —                                                                                                                        | —    | —    | μA   |      |

| Item              | Symbol          | Pins                                                                                | Conditions                            | Min. | Typ. | Max. | Unit |
|-------------------|-----------------|-------------------------------------------------------------------------------------|---------------------------------------|------|------|------|------|
| Input capacitance | C <sub>IN</sub> | PA, PB, PD, PE0 to PE3, R, G, B, PF, PG7, EXTAL, TEX, EXLC, $\overline{\text{RST}}$ | Clock 1MHz<br>0V for no-measured pins |      | 10   | 20   | pF   |

\*1 For  $\overline{\text{RST}}$  pin, specifies the input current when pull-up resistance is selected, and specifies the leakage current when non-resistor is selected.

\*2 When all output pins are left open. Specifies only when the OSD oscillation is halted.

\*3 This device does not enter the stop mode.

## AC Characteristics

## (1) Clock timing

(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                        | Symbol                               | Pins                   | Conditions                                                                | Min.                 | Typ.   | Max | Unit |
|---------------------------------------------|--------------------------------------|------------------------|---------------------------------------------------------------------------|----------------------|--------|-----|------|
| System clock frequency                      | f <sub>c</sub>                       | XTAL<br>EXTAL          | Fig. 1, Fig.2                                                             | 8                    |        | 16  | MHz  |
| System clock input pulse width              | t <sub>XL</sub> ,<br>t <sub>XH</sub> | EXTAL                  | Fig. 1, Fig.2<br>External clock drive                                     | 28                   |        |     | ns   |
| System clock input rise and fall times      | t <sub>CR</sub> ,<br>t <sub>CF</sub> | EXTAL                  | Fig. 1, Fig.2<br>External clock drive                                     |                      |        | 200 | ns   |
| Event count input clock pulse width         | t <sub>EH</sub> ,<br>t <sub>EL</sub> | $\overline{\text{EC}}$ | Fig. 3                                                                    | 4t <sub>sys</sub> *1 |        |     | ns   |
| Event count input clock rise and fall times | t <sub>ER</sub> ,<br>t <sub>EF</sub> | $\overline{\text{EC}}$ | Fig. 3                                                                    |                      |        | 20  | ms   |
| System clock frequency                      | f <sub>c</sub>                       | TEX<br>TX              | V <sub>DD</sub> = 2.7 to 5.5 V<br>Fig. 2 (32kHz clock applied conditions) |                      | 32.768 |     | kHz  |
| Event count input clock input pulse width   | t <sub>TL</sub> ,<br>t <sub>TH</sub> | TEX                    | Fig. 3                                                                    | 10                   |        |     | μs   |
| Event count input clock rise and fall times | t <sub>TR</sub> ,<br>t <sub>TF</sub> | TEX                    | Fig. 3                                                                    |                      |        | 20  | ms   |

\*1 t<sub>sys</sub> Indicates three values according to the contents of the clock control register (CLC: 00FEh) upper 2 bits (CPU clock selection).

t<sub>sys</sub> (ns) = 2000/f<sub>c</sub> (Upper 2 bits = "00"), 4000/f<sub>c</sub> (Upper 2 bits = "01"), 16000/f<sub>c</sub> (Upper 2 bits = "11")

Fig. 1. Clock timing




Fig.2. Clock applied conditions






Fig. 3. Event count clock timing



## (2) Serial transfer


(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                                                | Symbol                             | Pins                    | Conditions                          | Min.         | Max. | Unit |
|---------------------------------------------------------------------|------------------------------------|-------------------------|-------------------------------------|--------------|------|------|
| $\overline{\text{SCK}}$ cycle time                                  | $t_{\text{KCY}}$                   | $\overline{\text{SCK}}$ | Input mode                          | 1000         |      | ns   |
|                                                                     |                                    |                         | Output mode                         | 8000/fc      |      | ns   |
| $\overline{\text{SCK}}$ High and Low level width                    | $t_{\text{KH}}$<br>$t_{\text{KL}}$ | $\overline{\text{SCK}}$ | $\overline{\text{SCK}}$ input mode  | 400          |      | ns   |
|                                                                     |                                    |                         | $\overline{\text{SCK}}$ output mode | 4000/fc - 50 |      | ns   |
| SI input setup time (for $\overline{\text{SCK}} \uparrow$ )         | $t_{\text{SIK}}$                   | SI                      | $\overline{\text{SCK}}$ input mode  | 100          |      | ns   |
|                                                                     |                                    |                         | $\overline{\text{SCK}}$ output mode | 200          |      | ns   |
| SI hold time (for $\overline{\text{SCK}} \uparrow$ )                | $t_{\text{KSI}}$                   | SI                      | $\overline{\text{SCK}}$ input mode  | 200          |      | ns   |
|                                                                     |                                    |                         | $\overline{\text{SCK}}$ output mode | 100          |      | ns   |
| $\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ delay time | $t_{\text{KSO}}$                   | SO                      | $\overline{\text{SCK}}$ input mode  |              | 200  | ns   |
|                                                                     |                                    |                         | $\overline{\text{SCK}}$ output mode |              | 100  | ns   |

**Note)** The load of  $\overline{\text{SCK}}$  output mode and SO output delay time is 50pF + 1TTL.**Fig. 4. Serial transfer timing**

**(3) A/D converter**(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                          | Symbol             | Pins       | Conditions                                                  | Min.                   | Typ. | Max.            | Unit |
|-------------------------------|--------------------|------------|-------------------------------------------------------------|------------------------|------|-----------------|------|
| Resolution                    |                    |            |                                                             |                        |      | 8               | Bits |
| Linearity error               |                    |            | Ta = 25°C<br>V <sub>DD</sub> = 5.0V<br>V <sub>SS</sub> = 0V |                        |      | ±3              | LSB  |
| Zero transition voltage       | V <sub>ZT</sub> *1 |            |                                                             | -10                    | 10   | 70              | mV   |
| Full-scale transition voltage | V <sub>FT</sub> *2 |            |                                                             | 4910                   | 4970 | 5030            | mV   |
| Conversion time               | t <sub>CONV</sub>  |            |                                                             | 26/f <sub>ADC</sub> *3 |      |                 | μs   |
| Sampling time                 | t <sub>SAMP</sub>  |            |                                                             | 6/f <sub>ADC</sub> *3  |      |                 | μs   |
| Analog input voltage          | V <sub>IAN</sub>   | AN0 to AN5 |                                                             | 0                      |      | V <sub>DD</sub> | V    |

**Fig. 5. Definitions for A/D converter terms**

\*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 00h to 01h and vice versa.

\*2 V<sub>FT</sub>: Value at which the digital conversion value changes from FEh to FFh and vice versa.

\*3 f<sub>ADC</sub> indicates the below values due to the contents of bit 6 (CKS) of the A/D control register (ADC: 00F6h):

$$f_{ADC} = f_c \text{ (CKS = "0")}, f_c/2 \text{ (CKS = "1")}$$

(4) Interruption, reset input (Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

| Item                                           | Symbol               | Pins                                                        | Conditions | Min.  | Max. | Unit    |
|------------------------------------------------|----------------------|-------------------------------------------------------------|------------|-------|------|---------|
| External interruption High,<br>Low level width | $t_{IH}$<br>$t_{IL}$ | $\overline{INT0}$<br>$\overline{INT1}$<br>$\overline{INT2}$ |            | 1     |      | $\mu s$ |
| Reset input Low level width                    | $t_{RSL}$            | $\overline{RST}$                                            |            | 32/fc |      | $\mu s$ |

Fig. 6. Interruption input timing







Fig. 7.  $\overline{RST}$  input timing



**(5) I<sup>2</sup>C bus timing**(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                   | Symbol               | Pins     | Conditions | Min. | Max. | Unit |
|----------------------------------------|----------------------|----------|------------|------|------|------|
| SCL clock frequency                    | f <sub>SCL</sub>     | SCL      |            | 0    | 100  | kHz  |
| Bus-free time before starting transfer | t <sub>BUF</sub>     | SDA, SCL |            | 4.7  |      | μs   |
| Hold time for starting transfer        | t <sub>HD; STA</sub> | SDA, SCL |            | 4.0  |      | μs   |
| Clock Low level width                  | t <sub>LOW</sub>     | SCL      |            | 4.7  |      | μs   |
| Clock High level width                 | t <sub>HIGH</sub>    | SCL      |            | 4.0  |      | μs   |
| Setup time for repeated transfers      | t <sub>SU; STA</sub> | SDA, SCL |            | 4.7  |      | μs   |
| Data hold time                         | t <sub>HD; DAT</sub> | SDA, SCL |            | 0*1  |      | μs   |
| Data setup time                        | t <sub>SU; DAT</sub> | SDA, SCL |            | 250  |      | ns   |
| SDA, SCL rise time                     | t <sub>R</sub>       | SDA, SCL |            |      | 1    | μs   |
| SDA, SCL fall time                     | t <sub>F</sub>       | SDA, SCL |            |      | 300  | ns   |
| Setup time for transfer completion     | t <sub>SU; STO</sub> | SDA, SCL |            | 4.7  |      | μs   |

\*1 The data hold time should be 300ns or more because the SCL rise time (300ns Max.) is not included in it.

**Fig. 8. I<sup>2</sup>C bus transfer timing****Fig. 9. I<sup>2</sup>C bus device recommended circuit**

- A pull-up resistor (Rp) must be connected to SDA0 (or SDA1) and SCL0 (or SCL1).
- The SDA0 (or SDA1) and SCL0 (or SCL1) series resistance (Rs = 300Ω or less) can be reduce the spike noise caused by CRT flashover.

# (6) OSD timing

(Ta = -10 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

| Item                                   | Symbol           | Pins        | Conditions | Min. | Max                | Unit |
|----------------------------------------|------------------|-------------|------------|------|--------------------|------|
| OSD clock frequency                    | f <sub>OSC</sub> | EXLC<br>XLC | Fig. 11    | 4    | 30.4* <sup>1</sup> | MHz  |
| HSYNC pulse width                      | t <sub>HWD</sub> | HSYNC       | Fig. 10    | 2    |                    | μs   |
| HSYNC after-write rise and fall times  | t <sub>HCG</sub> | HSYNC       | Fig. 10    |      | 200                | ns   |
| VSYNC before-write rise and fall times | t <sub>VCG</sub> | VSYNC       | Fig. 10    |      | 1.0                | μs   |

\*<sup>1</sup> The maximum value of f<sub>OSC</sub> is specified with the following equation.

$$f_{OSC} [\text{max}] \leq f_c \times 1.9$$

Fig. 10. OSD timing






Fig. 11. LC oscillation circuit connection



\*<sup>1</sup> The series resistor for XLC can reduce the frequency of occurrence of the undesired radiation.

## Appendix

Fig. 12. Recommended oscillation circuit




| Manufacture                  | Model           | fc (MHz)  | C1 (pF) | C2 (pF) | Rd (Ω)             | Circuit example |       |
|------------------------------|-----------------|-----------|---------|---------|--------------------|-----------------|-------|
| MURATA MFG<br>CO., LTD.      | CSA10.0MTZ      | 10.0      | 30      | 30      | 0 * <sup>1</sup>   | (i)             |       |
|                              | CSA12.0MTZ      | 12.0      |         |         |                    |                 |       |
|                              | CSA16.00MXZ040  | 16.0      | 5       | 5       |                    | (ii)            |       |
|                              | CST10.0MTW*     | 10.0      | 30      | 30      |                    |                 |       |
|                              | CST12.0MTW*     | 12.0      |         |         |                    |                 |       |
|                              | CST16.00MXW0C1* | 16.0      | 5       | 5       |                    |                 |       |
| RIVER<br>ELETEC CO.,<br>LTD. | HC-49/U03       | 8.0       | 18      | 18      | 330 * <sup>1</sup> | (i)             |       |
|                              |                 | 12.0      | 12      | 12      |                    |                 |       |
|                              |                 | 16.0      | 10      | 10      |                    |                 |       |
| KINSEKI LTD.                 | HC-49/U (-S)    | 8.0       | 10      | 10      | 0 * <sup>1</sup>   |                 | (iii) |
|                              |                 | 12.0      | 5       | 5       |                    |                 |       |
|                              |                 | 16.0      | OPEN    | OPEN    |                    |                 |       |
|                              | P3              | 32.768kHz | 30      | 33      | 120k               |                 |       |

\* Models with an asterisk have the built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).


\*<sup>1</sup> The series resistor for XTAL can reduce the effect of the noise caused by the electrostatic discharge.

Fig. 13. Characteristic curves



Package Outline      Unit: mm

52PIN SDIP (PLASTIC) 600mil



PACKAGE STRUCTURE

|            |                  |
|------------|------------------|
| SONY CODE  | SDIP-52P-01      |
| EIAJ CODE  | SDIP052-P-0600-A |
| JEDEC CODE | _____            |

|                  |                |
|------------------|----------------|
| PACKAGE MATERIAL | EPOXY RESIN    |
| LEAD TREATMENT   | SOLDER PLATING |
| LEAD MATERIAL    | COPPER         |
| PACKAGE WEIGHT   | _____          |

NOTE : PALLADIUM PLATING  
This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).