# Pin-Programmable Dual Controller—Portable PCs 

## FEATURES

- Fixed 5-V and Programmable 3.3-V, 3.45 V, or 3.6 V Step-Down Converters
- Less than $500-\mu \mathrm{A}$ Quiescent Current per Converter
- 25- $\mu \mathrm{A}$ Shutdown Current
- $5.5-\mathrm{V}$ to $30-\mathrm{V}$ Operating Range


## DESCRIPTION

The Si9130 Pin-programmable Dual Controller for Portable PCs is a pin-programmable version of the Si786 dual-output power supply controller for notebook computers. The Buck controllers provide 5 V and a pin-programmable output delivering $3.3 \mathrm{~V}, 3.45 \mathrm{~V}$, or 3.6 V .

The circuit is a system level integration of two step-down controllers and micropower 5-V and 3.3-V linear regulators. The controllers perform high efficiency conversion of the battery pack energy (typically 12 V ) or the output of an ac to dc wall converter (typically $18-\mathrm{V}$ to $24-\mathrm{V}$ dc) to $5-\mathrm{V}$ and $3.3-\mathrm{V}$ system supply voltages. The micropower linear regulator can be used to keep power management and back-up circuitry alive during the shutdown of the step-down converters.

A complete power conversion and management system can be implemented with the Si9130 Pin-programmable Dual Controller for Portable PCs, an inexpensive linear regulator, the Si9140 SMP Controller for High Performance Processor Power Supplies, five Si4410 n-channel TrenchFET® Power MOSFETs, one Si4435 p-channel TrenchFET Power MOSFET, and two Si9712 PC Card (PCMCIA) Interface Switches.

The Si9130 is available in both standard and lead (Pb)-free 28-pin SSOP packages and specified to operate over the commercial ( $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) and extended commercial ( $-10^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$ ) temperature ranges. See Ordering Information for corresponding part numbers.

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| V+ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V t 036 l V |  |
| :---: | :---: |
| PGND to GND |  |
| $\mathrm{V}_{\mathrm{L}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V 的 7 V |  |
| $\mathrm{BST}_{3}, \mathrm{BST}_{5}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 36 V |  |
|  |  |
|  |  |
| Inputs/Outputs to GND <br> (3.45ADJ, 3.6ADJ, $\overline{\mathrm{SHDN}}, \mathrm{ON}_{5}, \mathrm{REF}, \mathrm{SS}_{5}, \mathrm{CS}_{5} . \mathrm{FB}_{5}, \mathrm{SYNC}, \mathrm{CS}_{3}, \mathrm{FB}_{3}, \mathrm{SS}_{3}$ $\left(O N_{3}\right)-0.3 \mathrm{~V},\left(\mathrm{~V}_{\mathrm{L}}+0.3 \mathrm{~V}\right)$ |  |
| $\mathrm{DL}_{3}$, DL ${ }_{5}$ to PGND | -0.3 V, ( $\left.\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}\right)$ |
| $\mathrm{DH}_{3}$ to $\mathrm{LX}_{3}$ | -0.3 V ( $\mathrm{BST}_{3}+0.3$ ) |
| $D H_{5}$ to $L X_{5}$ | V ( $\mathrm{BST}_{5}+0.3$ ) |


| REF, $\mathrm{V}_{\mathrm{L}}$ Short to GND | Momentary |
| :---: | :---: |
| REF Current | 20 mA |
| $V_{\text {L }}$ Current | 50 mA |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}\right) \mathrm{a}$ |  |
| 28-Pin SSOPb | 762 mW |
| Operating Temperature Range: |  |
| Si9130CG | 0 to $70^{\circ} \mathrm{C}$ |
| Si9130LG | $-10^{\circ}$ to $90^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

Notes
a. Device mounted with all leads soldered or welded to PC board.
b. Derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$.

Exposure to Absolute Maximum rating conditions for extended periods may affect device reliability. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied.

## SPECIFICATIONS

| PARAMETER | Specific Test Conditions$\begin{aligned} & \mathrm{V}+=15 \mathrm{~V}, \mathrm{I}_{\mathrm{VL}}=\mathrm{I}_{\mathrm{REF}}=0 \mathrm{~mA}, \overline{\mathrm{SHDN}}=\mathrm{ON}_{3}=\mathrm{ON}_{5}=5 \mathrm{~V} \\ & \text { Other Digital Input Levels } 0 \mathrm{~V} \text { or } 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{aligned}$ |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MINA | TYPB | MAXA |  |
| 3.3-V and 5-V Step-Down Controllers |  |  |  |  |  |  |
| Input Supply Range |  |  | 5.5 |  | 30 | V |
| $\mathrm{FB}_{5}$ Output Voltage | $0 \mathrm{mV}<\left(\mathrm{CS}_{5}-\mathrm{FB}_{5}\right)<70 \mathrm{mV}, 6 \mathrm{~V}<\mathrm{V}+<30 \mathrm{~V}$ <br> (includes load and line regulation) |  | 4.80 | 5.08 | 5.20 |  |
| $\mathrm{FB}_{3}$ Output Voltage | $\begin{gathered} 0 \mathrm{mV}<\left(\mathrm{CS}_{3}-\mathrm{FB}_{3}\right)< \\ 70 \mathrm{mV} \\ 6 \mathrm{~V}<\mathrm{V}+<30 \mathrm{~V} \\ \text { (includes load and } \\ \text { line regulation) } \end{gathered}$ | 3.6ADJ = 3.45ADJ = OPEN | 3.17 | 3.35 | 3.46 |  |
|  |  | $\begin{aligned} & \text { 3.6ADJ = OPEN } \\ & 3.45 \mathrm{ADJ}=\mathrm{GND} \end{aligned}$ | 3.32 | 3.50 | 3.60 |  |
|  |  | $\begin{aligned} 3.6 A D J & =\text { GND } \\ 3.45 A D J & =\text { OPEN } \end{aligned}$ | 3.46 | 3.65 | 3.75 |  |
| Load Regulation | Either Controller (CS_ to FB_ = 0 to 70 mV ) |  |  | 2.5 |  | \% |
| Line Regulation | Either Controller ( $\mathrm{V}_{+}=6 \mathrm{~V}$ to 30 V ) |  |  | 0.03 |  | \%/V |
| Current-Limit Voltage | $\mathrm{CS}_{3}-\mathrm{FB}_{3}$ or $\mathrm{CS}_{5}-\mathrm{FB}_{5}$ |  | 80 | 100 | 120 | mV |
| $\mathrm{SS}_{3} / \mathrm{SS}_{5}$ Source Current |  |  | 2.5 | 4.0 | 6.5 | $\mu \mathrm{A}$ |
| $\mathrm{SS}_{3} / \mathrm{SS}_{5}$ Fault Sink Current |  |  | 2 |  |  | mA |
| Internal Regulator and Reference |  |  |  |  |  |  |
| V ${ }_{\text {L }}$ Output Voltage | $\begin{gathered} \mathrm{ON}_{5}=\mathrm{ON}_{3}=0 \mathrm{~V}, 5.5 \mathrm{~V}<\mathrm{V}+<30 \mathrm{~V} \\ 0 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}}<25 \mathrm{~mA} \end{gathered}$ |  | 4.5 |  | 5.5 | V |
| VL Fault Lockout Voltage | Falling E | , Hysteresis = 1\% | 3.6 |  | 4.2 |  |
| $\mathrm{V}_{\mathrm{L}} / \mathrm{FB}_{5}$ Switchover Voltage | Rising Edge of $\mathrm{FB}_{5}$, Hysteresis $=1 \%$ |  | 4.2 |  | 4.7 |  |
| REF Output Voltage | No External Load ${ }^{\text {c }}$ |  | 3.24 |  | 3.36 |  |
| REF Fault Lockout Voltage | Falling Edge |  | 2.4 |  | 3.2 |  |
| REF Load Regulation | $0 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}}<5 \mathrm{~mA}^{\text {d }}$ |  |  | 30 | 75 | mV |

Si9130
Vishay Siliconix

## SPECIFICATIONS

| PARAMETER | Specific Test Conditions$\mathrm{V}+=15 \mathrm{~V}, \mathrm{I}_{\mathrm{VL}}=\mathrm{I}_{\mathrm{REF}}=0 \mathrm{~mA}, \overline{\mathrm{SHDN}}=\mathrm{ON}_{3}=\mathrm{ON}_{5}=5 \mathrm{~V}$$\text { Other Digital Input Levels } 0 \mathrm{~V} \text { or } 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MINA | TYPB | MAXA |  |
| Internal Regulator and Reference (Cont'd) |  |  |  |  |  |
| V+ Shutdown Current | $\overline{\mathrm{SHDN}}=\mathrm{ON}_{3}=\mathrm{ON}_{5}=0 \mathrm{~V}, \mathrm{~V}+=30 \mathrm{~V}$ |  | 25 | 40 | $\mu \mathrm{A}$ |
| V+ Standby Current | $\mathrm{ON}_{3}=\mathrm{ON}_{5}=0 \mathrm{~V}, \mathrm{~V}+=30 \mathrm{~V}$ |  | 70 | 110 |  |
| Quiescent Power Consumption (both PWM controllers on) | $\begin{gathered} \mathrm{FB}_{5}=\mathrm{CS}_{5}=5.25 \mathrm{~V} \\ \mathrm{FB}_{3}=\mathrm{CS}_{3}=3.5 \mathrm{~V} \end{gathered}$ |  | 5.5 | 8.6 | mW |
| V+ Off Current | $\mathrm{FB}_{5}=\mathrm{CS}_{5}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}$ Switched Over to $\mathrm{FB}_{5}$ |  | 30 | 60 | $\mu \mathrm{A}$ |

## Oscillator and Inputs/Outputs

| Oscillator Frequency | SYNC $=3.3 \mathrm{~V}$ | 270 | 300 | 330 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYNC $=0 \mathrm{~V}, 5 \mathrm{~V}$ | 170 | 200 | 230 |  |
| SYNC High Pulse Width |  | 200 |  |  | ns |
| SYNC Low Pulse Width |  | 200 |  |  |  |
| SYNC Rise/Fall Time | Not Tested |  |  | 200 |  |
| Oscillator SYNC Range |  | 240 |  | 350 | kHz |
| Maximum Duty Cycle | SYNC = 3.3V | 89 | 92 |  | \% |
|  | SYNC $=0 \mathrm{~V}, 5 \mathrm{~V}$ | 92 | 95 |  |  |
| Input Low Voltage | $\overline{\text { SHDN, }} \mathrm{ON}_{3}, \mathrm{ON}_{5} \mathrm{SYNC}$ |  |  | 0.8 | V |
| Input High Voltage | $\overline{\text { SHDN, }}$, $\mathrm{ON}_{3}, \mathrm{ON}_{5}$ | 2.4 |  |  |  |
|  | SYNC | $\mathrm{V}_{\mathrm{L}}-0.5 \mathrm{~V}$ |  |  |  |
| Input Current | $\overline{\text { SHDN, }} \mathrm{ON}_{3}, \mathrm{ON}_{5} \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, 5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{DL}_{3} / \mathrm{DL}_{5}$ Sink/Source Current | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}$ |  | 1 |  | A |
| $\mathrm{DH}_{3} / \mathrm{DH}_{5}$ Sink/Source Current | $\mathrm{BST}_{3}-\mathrm{LX}_{3}=\mathrm{BST}_{5}-\mathrm{LX}_{5}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}$ |  | 1 |  |  |
| $\mathrm{DL}_{3} / \mathrm{DL}_{5}$ On-Resistance | High or Low |  |  | 7 | $\Omega$ |
| $\mathrm{DH}_{3} / \mathrm{DH}_{5}$ On-Resistance | $\begin{gathered} \text { High or Low } \\ \mathrm{BST}_{3}-\mathrm{LX}_{3}=\mathrm{BST}_{5}-\mathrm{LX} \mathrm{~K}_{5}=4.5 \mathrm{~V} \end{gathered}$ |  |  | 7 |  |

Notes
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing
c. The main switching outputs track the reference voltage. Loading the reference reduces the main outputs slightly according to the closed-loop gain ( $\mathrm{AV} \mathrm{CL}_{\mathrm{L}}$ ) and the reference voltage load-regulation error. $A V_{C L}$ for the $3.3-\mathrm{V}$ supply is unity gain. $A V_{C L}$ for the $5-\mathrm{V}$ supply is 1.54 .
d. Since the reference uses $\mathrm{V}_{\mathrm{L}}$ as its supply, its $\mathrm{V}+$ line regulation error is insignificant.

## Vishay Siliconix

TYPICAL CHARACTERISTICS ( $\mathbf{2 5}^{\circ} \mathrm{C}$ UNLESS NOTED)


Efficiency vs. 3.3-V Output Current, 200 kHz


Quiescent Supply Current vs. Supply Voltage


Efficiency vs. 5-V Output Current, 300 kHz




## TYPICAL CHARACTERISTICS ( $\mathbf{2 5}^{\circ} \mathrm{C}$ UNLESS NOTED)



Pulse-Width Modulation Mode Waveforms


## Vishay Siliconix

## TYPICAL CHARACTERISTICS ( $\mathbf{2 5}^{\circ}$ C UNLESS NOTED)



5-V Line-Transient Response, Rising

$20 \mu \mathrm{~S} / \mathrm{div}$
$l_{\text {LOAD }}=2 \mathrm{~A}$
3.3-V Line-Transient Response, Rising

$20 \mu \mathrm{~S} / \mathrm{div}$
$l_{\text {LOAD }}=2 A$


## PIN CONFIGURATION AND DESCRIPTION



| Ordering Information |  |  |  |
| :---: | :---: | :---: | :---: |
| Standard Part Number | Lead (Pb)-Free Part Number | Temperature Range | $\mathrm{V}_{\text {OUT }}$ |
| Si9130CG |  | 0 to $70^{\circ} \mathrm{C}$ | $\begin{aligned} & 5 \mathrm{~V} \text { and } 3.3 \mathrm{~V} \\ & 3.45 \mathrm{~V} \text { or } 3.6 \mathrm{~V} \end{aligned}$ |
| Si9130CG-T1 | Si9130CG-T1-E3 |  |  |
| Si9130LG |  | -10 to $90^{\circ} \mathrm{C}$ |  |
| Si9130LG-T1 | Si9130LG-T1-E3 |  |  |


| Demo Board | Temperature Range | Board Type |
| :---: | :---: | :---: |
| S 99130 DB | 0 to $70^{\circ} \mathrm{C}$ | Surface Mount |

Top View

| Pin | Symbol | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{CS}_{3}$ | Current-sense input for 3.3-V Buck controller-this pins over current threshold is 100 mV with respect to $\mathrm{FB}_{3}$. |
| 2 | $\mathrm{SS}_{3}$ | Soft-start input for 3.3 V. Connect capacitor from $\mathrm{SS}_{3}$ to GND. |
| 3 | $\mathrm{ON}_{3}$ | ON/OFF logic input disables the 3.3-V Buck controller. Connect directly to $\mathrm{V}_{\mathrm{L}}$ for automatic turn-on. |
| 4 | NC | Not internally connected. |
| 5 | NC | Not internally connected. |
| 6 | NC | Not internally connected. |
| 7 | 3.6ADJ | Control input to select 3.6-V output. See Voltage Selection Table for input and output combinations. |
| 8 | 3.45ADJ | Control input to select 3.45-V output. See Voltage Selection Table for input and output combinations. |
| 9 | GND | Analog ground. |
| 10 | REF | $3.3-\mathrm{V}$ reference output. Supplies external loads up to 5 mA . |
| 11 | SYNC | Oscillator control/synchronization input. Connect capacitor to GND, $1-\mu \mathrm{F} / \mathrm{mA}$ output or $0.22 \mu \mathrm{~F}$ minimum. For external clock synchronization, a rising edge starts a new cycle to start. To use internal $200-\mathrm{kHz}$ oscillator, connect to VL or GND. For $300-\mathrm{kHz}$ oscillator, connect to REF. |
| 12 | SHDN | Shutdown logic input, active low. Connect to $\mathrm{V}_{\mathrm{L}}$ for automatic turn-on. The $5-\mathrm{V} \mathrm{V}_{\mathrm{L}}$ supply will not be disabled in shutdown allowing connection to SHDN. |
| 13 | $\mathrm{ON}_{5}$ | ON/OFF logic input disables the 5-V Buck Controller. Connect to $\mathrm{V}_{\mathrm{L}}$ for automatic turn-on. |
| 14 | $\mathrm{SS}_{5}$ | Soft-start control input for 5-V Buck controller. Connect capacitor from $\mathrm{SS}_{5}$ to GND. |
| 15 | $\mathrm{CS}_{5}$ | Current-sense input for 5-V Buck controller-this pins over current threshold is 100 mV referenced to $\mathrm{FB}_{3}$. |
| 16 | $\mathrm{DH}_{5}$ | Gate-drive output for the 5-V supply high-side n-channel MOSFET. |
| 17 | $\mathrm{LX}_{5}$ | Inductor connection for the 5-V supply. |
| 18 | $\mathrm{BST}_{5}$ | Boost capacitor connection for the 5-V supply. |
| 19 | $\mathrm{DL}_{5}$ | Gate-drive output for the 5-V supply rectifying n-channel MOSFET. |
| 20 | PGND | Power Ground. |
| 21 | $\mathrm{FB}_{5}$ | Feedback input for the 5-V Buck controller. |
| 22 | $\mathrm{V}_{\mathrm{L}}$ | $5-\mathrm{V}$ logic supply voltage for internal circuitry-able to source 5-mA external loads. $\mathrm{V}_{\mathrm{L}}$ remains on with valid voltage at $\mathrm{V}+$. |
| 23 | V+ | Supply voltage input. |
| 24 | $\mathrm{DL}_{3}$ | Gate-drive output for the 3.3-V supply rectifying n-channel MOSFET. |
| 25 | $\mathrm{BST}_{3}$ | Boost capacitor connection for the 3.3-V supply. |
| 26 | $\mathrm{LX}_{3}$ | Inductor connection for the 3.3-V supply. |
| 27 | $\mathrm{DH}_{3}$ | Gate-drive output for the 3.3-V supply high-side n-channel MOSFET. |
| 28 | $\mathrm{FB}_{3}$ | Feedback input for the 3.3-V Buck controller. |


| Voltage Selection Table |  |  |
| :---: | :---: | :---: |
| Input |  | Output |
| 3.45ADJ | 3.6ADJ | $\mathrm{FB}_{3}$ |
| OPEN | OPEN | 3.3 V |
| GND | OPEN | 3.45 V |
| OPEN | GND | 3.6 V |

## DESCRIPTION OF OPERATION

The Si9130 is a dual step-down converter, which takes a $5.5-\mathrm{V}$ to $30-\mathrm{V}$ input and supplies power via two PWM controllers (see Figure 1). These $5-\mathrm{V}$ and $3.3-\mathrm{V}$ supplies run on an optional $300-\mathrm{kHz}$ or $200-\mathrm{kHz}$ internal oscillator, or an external sync signal. Amount of output current is limited by external components, but can deliver greater than 6 A on either supply. As well as these two main Buck controllers, additional loads can be driven from two micropower linear regulators, one 5 V $\left(\mathrm{V}_{\mathrm{L}}\right)$ and the other $3.3 \mathrm{~V}(\mathrm{REF})$-see Figure 2. These supplies are each rated to deliver 5 mA . If the linear regulator circuits fall out of regulation, both Buck controllers are shut down.

## 3.3-V PWM Voltage Selection

(Pins 3.45ADJ, 3.6ADJ)

The voltage at this output can be selected to $3.3 \mathrm{~V}, 3.45 \mathrm{~V}$ or 3.6 V , depending on the configuration of pins 3.45ADJ and 3.6ADJ. Leaving both pins open results in 3.3V nominal output. Grounding pin 3.45ADJ while leaving 3.6ADJ open delivers $3.45-\mathrm{V}$ nominal output. Grounding 3.6 ADJ while leaving 3.45ADJ open sets a $3.6-\mathrm{V}$ nominal output.


FIGURE 1. Si9130 Application Circuit

## 3.3-V Switching Supply

The 3.3-V supply is regulated by a current-mode PWM controller in conjunction with several externals: two n-channel MOSFETs, a rectifier, an inductor and output capacitors (see Figure 1). The gate drive supplied by $\mathrm{DH}_{3}$ needs to be greater than $\mathrm{V}_{\mathrm{L}}$, so it is provided by the bootstrap circuit consisting of a $100-\mathrm{nF}$ capacitor and diode connected to BST3.

A low-side switching MOSFET connected to $\mathrm{DL}_{3}$ increases efficiency by reducing the voltage across the rectifier diode. A low value sense resistor in series with the inductor sets the maximum current limit, to disallow current overloads at power-on or in short-circuit situations.

The soft-start feature on the $\mathrm{Si9130}$ is capacitor programmable; pin $\mathrm{SS}_{3}$ functions as a constant current source to the external capacitor connected to GND. Excess currents
at power-on are avoided, and power-supplies can be sequenced with different turn-on delay times by selecting the correct capacitor value.

## 5-V Switching Supply

The 5-V supply is regulated by a current-mode PWM controller which is nearly the same as the $3.3-\mathrm{V}$ output. The dropout voltage across the $5-\mathrm{V}$ supply, as shown in the schematic in Figure 1 , is 400 mV (typ) at 2 A . If the voltage at $\mathrm{V}+$ falls, nearing 5 V , the $5-\mathrm{V}$ supply will lower as well, until the $\mathrm{V}_{\mathrm{L}}$ linear regulator output falls below the 4-V undervoltage lockout threshold. Below this threshold, the $5-\mathrm{V}$ controller is shut off.

The frequency of both PWM controllers is set at 300 kHz when the SYNC pin is tied to REF. Connecting SYNC to either GND or $\mathrm{V}_{\mathrm{L}}$ sets the frequency at 200 kHz .


FIGURE 2. Si9130 Block Diagram


FIGURE 3. Si9130 Controller Block Diagram

## 3.3-V and 5-V Switching Controllers

Each PWM controller on the Si9130 is identical with the exception of the preset output voltages. The controllers only share three functional blocks (see Figure 3): the oscillator, the voltage reference (REF) and the 5-V logic supply $\left(\mathrm{V}_{\mathrm{L}}\right)$. The 3.3-V and 5-V controllers are independently enabled with pins $\mathrm{ON}_{3}$ and $\mathrm{ON}_{5}$, respectively. The PWMs are a direct-summing type, without the typical integrating error amplifier along with the phase shift which is a side effect of this type of topology. Feedback compensation is not needed, as long as the output capacitance and its ESR requirements are met, according to the Design Considerations section of this data sheet.

The main PWM comparator is an open loop device which is comprised of three comparators summing four signals: the feedback voltage error signal, current sense signal, slope-compensation ramp and voltage reference as shown in Figure 3. This method of control comes closer to the ideal of maintaining the output voltage on a cycle-by-cycle basis. When the load demands high current levels, the controller is in full PWM mode. Every cycle from the oscillator asserts the output latch and drives the gate of the high-side MOSFET for a period determined by the duty cycle (approximately $\mathrm{V}_{\mathrm{OU}} \mathrm{T} / \mathrm{V}_{\mathrm{IN}} \times 100 \%$ ) and the frequency.

The high-side switch turns off, setting the synchronous rectifier latch and 60 ns later, the rectifier MOSFET turns on. The low-side switch stays on until the start of the next clock cycle in continuous mode, or until the inductor current becomes positive again, in discontinuous mode. In over-current situations, where the inductor current is greater than the $100-\mathrm{mV}$ current-limit threshold, the high-side latch is reset and the high-side gate drive is shut off.

During low-current load requirements, the inductor current will not deliver the $25-\mathrm{mV}$ minimum current threshold. The Minimum Current comparator signals the PWM to enter pulse-skipping mode when the threshold has not been reached. pulse-skipping mode skips pulses to reduce switching losses, the losses which decrease efficiency the most at light load. Entering this mode causes the minimum current comparator to reset the high-side latch at the beginning of each oscillator cycle.

## Soft-Start

To slowly bring up the $3.3-\mathrm{V}$ and $5-\mathrm{V}$ supplies, connect capacitors from $\mathrm{SS}_{3}$ and $\mathrm{SS}_{5}$ to GND. Asserting $\mathrm{ON}_{3}$ or $\mathrm{ON}_{5}$ starts a 4-A constant current source to charge these capacitors to 4 V . As the voltage on these pins ramps up, so does the current limit comparator threshold, to increase the duty cycle of the MOSFETs to their maximum level. If $\mathrm{O} \mathrm{N}_{3}$ or $\mathrm{ON}_{5}$ are left low, the respective capacitor is discharged to GND. Leaving the $\mathrm{SS}_{3}$ or $\mathrm{SS}_{5}$ pins open will cause either controller to reach the terminal over-current level within $10 \mu s$.

Soft start helps prevent current spikes at turn-on and allows separate supplies to be delayed using external programmability.

## Synchronous Rectifiers

Synchronous rectification replaces the Schottky rectifier with a MOSFET, which can be controlled to increase the efficiency of the circuit.

When the high-side MOSFET is switched off, the inductor will try to maintain its current flow, inverting the inductor's polarity. The path of current then becomes the circuit made of the Schottky diode, inductor and load, which will charge the output capacitor. The diode has a $0.5-\mathrm{V}$ forward voltage drop, which contributes a significant amount of power loss, decreasing efficiency. A low-side switch is placed in parallel with the Schottky diode and is turned on just after the diode begins to conduct. Because the $r_{\text {DS(ON) }}$ of the MOSFET is low, the I*R voltage drop will not be as large as the diode, which increases efficiency.

The low-side rectifier is shut off when the inductor current drops to zero.

Shoot-through current is the result when both the high-side and rectifying MOSFETs are turned on at the same time. Break-before-make timing internal to the Si9130 manages this potential problem. During the time when neither MOSFET is on, the Schottky is conducting, so that the body diode in the low-side MOSFET is not forced to conduct.

Synchronous rectification is always active when the Si 9130 is powered-up, regardless of the operational mode.

## Gate-Driver Boost

The high-side n-channel drive is supplied by a flying-capacitor boost circuit (see Figure 4). The capacitor takes a charge from $\mathrm{V}_{\mathrm{L}}$ and then is connected from gate to source of the high-side MOSFET to provide gate enhancement. At power-up, the low-side MOSFET pulls LX_ down to GND and charges the BST_ capacitor connected to 5 V . During the second half of the oscillator cycle, the controller drives the gate of the high-side MOSFET by internally connecting node BST_ to DH_. This supplies a voltage 5 V higher than the battery voltage to the gate of the high-side MOSFET.

Oscillations on the gates of the high-side MOSFET in discontinuous mode are a natural occurrence caused by the LC network formed by the inductor and stray capacitance at the LX pins. The negative side of the BST_capacitor is connected to the LX_ node, so ringing at the inductor is translated through to the gate drive.


FIGURE 4. Boost Supply for Gate Drivers

## OPERATIONAL MODES

## PWM Mode

The 3.3-V and 5-V Buck controllers operate in continuous-current PWM mode when the load demands more than approximately $25 \%$ of the maximum current (see typical curves). The duty cycle can be approximated as Duty_Cycle $=\mathrm{V}_{\mathrm{OUT}} N_{\mathrm{IN}}$.

In this mode, the inductor current is continuous; in the first half of the cycle, the current slopes up when the high-side MOSFET conducts and then, in the second half, slopes back down when the inductor is providing energy to the output capacitor and load. As current enters the inductor in the first half-cycle, it is also continuing through to the load; hence, the load is receiving continuous current from the inductor. By using this method, output ripple is minimized and smaller form-factor inductors can be used. The output capacitor's ESR has the largest effect on output nipple. It is typically under 50 mV ; the worst case condition is under light load with higher input battery voltage.

## Pulse-Skipping Mode

When the load requires less than $25 \%$ of its maximum, the Si9130 enters a mode which drives the gate for one clock cycle and skips the majority of the remaining cycles. Pulse-skipping mode cuts down on the switching losses, the dominant power consumer at low current levels.

In the region between pulse-skipping mode and PWM mode, the controller may transition between the two modes, delivering spurts of pulses. This may cause the current waveform to look irregular, but will not overly affect the ripple voltage. Even in this transitioning mode efficiency will stay high.

## Current Limit

The current through an external resistor, is constantly monitored to protect against over-current. A low value resistor is placed in series with the inductor. The voltage across it is measured by connecting it between CS_ and FB_. If this voltage is larger than 100 mV , the high-side MŌSFET drive is shut down. Eliminating over-currents protects the MOSFET, the load and the power source. Typical values for the sense resistors with a 3-A load will be $25 \mathrm{~m} \Omega$.

## Oscillator and SYNC

There are two ways to set the Si9130 oscillator frequency: by using an external SYNC signal, or using the internal oscillator.

The SYNC pin can be driven with an external CMOS level signal with frequency from 240 kHz and 350 kHz to synchronize to the internal oscillator. Tying SYNC to either $\mathrm{V}_{\mathrm{L}}$ or GND sets the frequency to 200 kHz and to REF sets the frequency to 300 kHz .

Operation at 300 kHz is typically used to minimize output passive component sizes. Slower switching speeds of 200 kHz may be needed for lower input voltages.

## Internal $\mathrm{V}_{\mathrm{L}}$ and REF

A 5-V linear regulator supplies power to the internal logic circuitry. The regulator is available for external use from pin $\mathrm{V}_{\mathrm{L}}$, able to source 5 mA . A $4.7-\mu \mathrm{F}$ capacitor should be connected between $\mathrm{V}_{\mathrm{L}}$ and GND. To increase efficiency, when the $5-\mathrm{V}$ switching supply has voltage greater than $4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}$ is internally switched over to the output of the $5-\mathrm{V}$ switching supply and the linear regulator is turned off.

The 5-V linear regulator provides power to the internal 3.3-V bandgap reference (REF). The 3.3-V reference can supply 5 mA to an external load, connected to pin REF. Between REF and GND connect a capacitor, $0.22 \mu \mathrm{~F}$ plus $1 \mu \mathrm{~F}$ per mA of load current. The switching outputs will vary with the reference; therefore, placing a load on the REF pin will cause the main outputs to decrease slightly, within the specified regulation tolerance.
$V_{L}$ and REF supplies stay on as long as $V+$ is greater than 4.5 V , even if the switching supplies are not enabled. This feature is necessary when using the micropower regulators to keep memory alive during shutdown.

Both linear regulators can be connected to their respective switching supply outputs. For example, REF would be tied to the output of the 3.3 V and $\mathrm{V}_{\mathrm{L}}$ to 5 V . This will keep the main supplies up in standby mode, provided that each load current in shutdown is not larger than 5 mA .

## Fault Protection

The $3.3-\mathrm{V}$ and $5-\mathrm{V}$ switching controllers are shut down when one of the linear regulators drops below $85 \%$ of its nominal value; that is, shut down will occur when $\mathrm{V}_{\mathrm{L}}<4.0 \mathrm{~V}$ or $\mathrm{REF}<2.8 \mathrm{~V}$.

## DESIGN CONSIDERATIONS

Inductor Design

Three specifications are required for inductor design: inductance (L), peak inductor current (LPEAK), and coil resistance ( $\mathrm{R}_{\mathrm{L}}$ ). The equation for computing inductance is:
$\mathrm{L}=\frac{\left(\mathrm{V}_{\text {OUT }}\right)\left(\mathrm{V}_{\text {IN(MAX) }}-\mathrm{V}_{\text {OUT }}\right)}{\left(\mathrm{V}_{\text {IN }(\mathrm{MAX})}\right)(\mathrm{f})\left(\mathrm{I}_{\mathrm{OUT}}\right)(\mathrm{LIR})}$

Where: $\quad V_{\text {Out }}=$ Output voltage ( 3.3 V or 5 V );
$\mathrm{V}_{\text {IN(MAX) }}$ = Maximum input voltage ( V );
$\mathrm{f}=$ Switching frequency, normally 300 kHz;
lout $=$ Maximum dc load current (A);
LIR = Ratio of inductor pea-to-peak ac current to average dc load current, typically 0.3.

When UR is higher, smaller inductance values are acceptable, at the expense of increased ripple and higher losses.

The peak inductor current (lLPEAK) is equal to the steady-state load current (lout) plus one half of the peak-to-peak ac current (lLPP). Typically, a designer will select the ac inductor current to be $30 \%$ of the steady-state current, which gives LLPEAK equal to 1.15 times lout.

The equation for computing peak inductor current is:
$\mathrm{I}_{\text {LPEAK }}=\mathrm{I}_{\text {OUT }}+\frac{\left(\mathrm{v}_{\text {OUT }}\right)\left(\mathrm{v}_{\text {IN(MAX }}-\mathrm{v}_{\text {OUT }}\right)}{(2)(f)(\text { L })\left(\mathrm{v}_{\text {IN(MAX })}\right)}$

## OUTPUT CAPACITORS

The output capacitors determine loop stability and ripple voltage at the output. In order to maintain stability, minimum capacitance and maximum ESR requirements must be met according to the following equations:

$$
\mathrm{C}_{\mathrm{F}}>\frac{\mathrm{V}_{\mathrm{REF}}}{\left(\mathrm{~V}_{\mathrm{OUT}}\right)\left(\mathrm{R}_{\mathrm{CS}}\right)(2)(\pi)(\mathrm{GPWP})}
$$

and,
$E S R_{\mathrm{CF}}<\frac{\left(\mathrm{V}_{\mathrm{OUT}}\right)\left(\mathrm{R}_{\mathrm{CS}}\right)}{\mathrm{V}_{\mathrm{REF}}}$

Where: $\quad C_{F}=$ Output filter capacitance (F)
$V_{\text {REF }}=$ Reference voltage, 3.3 V ;
$\mathrm{V}_{\text {OUT }}=$ Output voltage, 3.3 V or 5 V ;
$\mathrm{R}_{\mathrm{CS}}=$ Sense resistor ( $\Omega$ );
GBWP = Gain-bandwidth product, 60 kHz ;
$E S R_{\text {CF }}=$ Output filter capacitor ESR ( $\Omega$ ).

Both minimum capacitance and maximum ESR requirements must be met. In order to get the low ESR, a capacitance value two to three times greater than the required minimum may be necessary.

The equation for output ripple in continuous current mode is:
$\mathrm{V}_{\mathrm{OUT}(\mathrm{RPL})}=\mathrm{I}_{\mathrm{LPP}(\mathrm{MAX})} \times\left(\mathrm{ESR}_{\mathrm{CF}}+\frac{1}{(2 \times \mathrm{f} \times \mathrm{CF})}\right)$

The equations for capacitive and resistive components of the ripple in pulse-skipping mode are:
$\mathrm{V}_{\mathrm{OUT}(\mathrm{RPL})}(\mathrm{C})=$

$$
\frac{(4)\left(10^{-4}\right)(\mathrm{L})}{\left(\mathrm{R}_{\mathrm{CS}}{ }^{2}\right)\left(\mathrm{C}_{\mathrm{F}}\right)} \times\left(\frac{1}{\mathrm{~V}_{\text {OUT }}}+\frac{1}{\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}\right) \text { Volts }
$$

$\mathrm{V}_{\text {OUT(RPL) }}(\mathrm{R})=\frac{(0.02)\left(\mathrm{ESR}_{\mathrm{CF}}\right)}{\mathrm{R}_{\mathrm{CS}}}$ Volts

The total ripple, $\mathrm{V}_{\mathrm{OUT}(\mathrm{RPL})}$, can be approximated as follows:

```
    if \(V_{\text {OUT(RPL) }}(\mathrm{R})<0.5 \mathrm{~V}_{\text {OUT(RPL) }}(\mathrm{C})\),
    then \(V_{\text {OUT }}(\mathrm{RPL})=\mathrm{V}_{\text {OUT(RPL) }}(\mathrm{C})\),
otherwise, \(\quad \mathrm{V}_{\mathrm{OUT}(\mathrm{RPL})}=\mathrm{V}_{\text {OUT(RPL) }}(\mathrm{C})+\)
    \(\mathrm{V}_{\mathrm{OUT}(\mathrm{RPL})}(\mathrm{R})\).
```


## Lower Voltage Input

The application circuit shown here can be easily modified to work with $5.5-\mathrm{V}$ to $12-\mathrm{V}$ input voltages. Oscillation frequency should be set at 200 kHz and increase the output capacitance to $660 \mu \mathrm{~F}$ on the $5-\mathrm{V}$ output to maintain stable performance up to 2 A of load current. Operation on the $3.3-\mathrm{V}$ supply will not be affected by this reduced input voltage.

