October 1999 Revised April 2000

#### FAIRCHILD

SEMICONDUCTOR TM

## 74VCXF162835 Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

The VCXF162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable ( $\overline{OE}$ ), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I<sub>n</sub>) to Outputs (O<sub>n</sub>) on a Positive Edge Transition of the Clock. When  $\overline{OE}$  is LOW, the output data is enabled. When  $\overline{OE}$  is HIGH the output port is in a high impedance state.

The VCXF162835 is designed with  $26\Omega$  series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCXF162835 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCXF162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- Compatible with PC133 DIMM module specifications
- 1.65V–3.6V V<sub>CC</sub> specifications provided
- 3.6V tolerant outputs
- 26Ω series resistors in outputs
- t<sub>PD</sub> (CP to O<sub>n</sub>)
  - 3.2 ns max for 3.0V to 3.6V V<sub>CC</sub> 4.1 ns max for 2.3V to 2.7V V<sub>CC</sub> 7.4 ns max for 1.65V to 1.95V V<sub>CC</sub>
- Power-down high impedance outputs
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±12 mA @ 3.0V V<sub>CC</sub> ±8 mA @ 2.3V V<sub>CC</sub> ±3 mA @ 1.65V V<sub>CC</sub>
- Latchup performance exceeds 300 mA
- ESD performance: Human body model > 2000V Machine model >200V

Ordering Code:

74VCXF162835MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC I [TUBES]	MO-153, 6.1mm Wide
74VCXF162835MTX MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC I (Note 1) [TAPE and REEL]	MO-153, 6.1mm Wide

Connection Diagram							
NC -	1	56	-GND				
NC	2	55	-NC				
01 🗕	3	54					
GND 🗕	4	53	-GND				
02 🗕	5	52	<b></b> 12				
O3 🗕	6	51	<b></b> 13				
Vcc 🗕	7	50	—Vcc				
04 🗕	8	49	- 14				

10

11

- 15 48 - 16

-GND

- GND 39

-113 38

- GND

47

46

45 - 17 - 18

44 - 19

43

42 **-**|10

41 -111

40 -112

37 -114

36 -115

35 -Vcc

34 -116

33 -117

32

31 -118

30 -CLK

29 - GND

O5 9

06 GND

> 07 -12

08 13

09 -14

O10 -15

011-16

012 -17

O14 🗕 20

015 -21

Vcc -22

016 -23

017-

GND -

018 **-**26

OE -27

LE 28

24

25

GND - 18

013 - 19

### **Pin Descriptions**

Pin Names	Description
OE	Output Enable Input (Active LOW)
LE	Latch Enable Input
СР	Clock Input
I <sub>1</sub> - I <sub>18</sub>	Data Inputs
O <sub>1</sub> - O <sub>18</sub>	3-STATE Outputs

#### **Function Table**

	Inp		Outputs	
OE	LE	СР	١ <sub>n</sub>	0 <sub>n</sub>
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	н
L	L	Ŷ	L	L
L	L	Ŷ	Н	н
L	L	н	Х	O <sub>0</sub> (Note 2)
L	L	L	х	O <sub>0</sub> (Note 3)


H = HIGH Voltage Level

L = LOW Level Voltage X = Immaterial (HIGH or LOW, Inputs may not float)

Z = High Impedance

Note 2: Output level before the indicated steady-state input conditions were established provided that CP was HIGH before LE went LOW. Note 3: Output level before the indicated steady-state input conditions were established.

#### Logic Diagram



www.fairchildsemi.com

Absolute Maximum Ra	atings(Note 4)	Recommended Operating				
Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V	Conditions (Note 7)				
DC Input Voltage (VI)	–0.5V to $V_{CC}$ + 0.5V	Power Supply				
Output Voltage (V <sub>O</sub> )		Operating	1.65V to 3.6V			
Outputs 3-STATE	-0.5V to +4.6V	Data Retention Only	1.2V to 3.6V			
Outputs Active (Note 5)	–0.5 to $V_{CC}$ + 0.5V	Input Voltage	–0.3V to $V_{CC}$			
DC Input Diode Current (I <sub>IK</sub> )		Output Voltage (V <sub>O</sub> )				
V <sub>1</sub> < -0.5V	–50 mA	Output in Active States	0V to V <sub>CC</sub>			
$V_{I} > V_{CC} + 0.5V$ (Note 6)	+50 mA	Output in 3-STATE	0.0V to 3.6V			
DC Output Diode Current (I <sub>OK</sub> )		Output Current in I <sub>OH</sub> /I <sub>OL</sub>				
V <sub>O</sub> < 0V	–50 mA	$V_{CC} = 3.0V$ to 3.6V	±12 mA			
$V_{O} > V_{CC}$	+50 mA	$V_{CC} = 2.3V$ to 2.7V	±8 mA			
DC Output Source/Sink Current		$V_{CC} = 1.65V \text{ to } 2.3V$	±3 mA			
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA	Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$			
DC V <sub>CC</sub> or Ground Current per		Minimum Input Edge Rate ( $\Delta t/\Delta V$ )				
Supply Pin (I <sub>CC</sub> or Ground)	±100 mA	$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V			
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C	Note 4: The "Absolute Maximum Ratings" are thos the safety of the device cannot be guaranteed. Th operated at these limits. The parametric values d Characteristics tables are not guaranteed at the A	e device should not be efined in the Electrical			

Characteristics tables are not guaranteed at the Absolute Maximum Rat-ings. The Recommended Operating Conditions tables will define the condi-tions for actual device operation. Note 5:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 6: Inputs do not have over-voltage tolerance.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

### DC Electrical Characteristics $(2.7V < V_{CC} \le 3.6V)$

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		2.7–3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7–3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7–3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -6 mA	2.7	2.2		v
		I <sub>OH</sub> = -8 mA	3.0	2.4		v
		I <sub>OH</sub> = -12 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7–3.6		0.2	
		I <sub>OL</sub> = 6mA	2.7		0.4	v
		$I_{OL} = 8 \text{ mA}$	3.0		0.55	v
		I <sub>OL</sub> = 12mA	3.0		0.8	
l <sub>l</sub>	Input Leakage Current	V <sub>I</sub> = V <sub>CC</sub> or GND	2.7–3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	27.20		140	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.7–3.6		±10	μA
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7–3.6		20	
		$V_{CC} \le (V_O) \le 3.6V$ (Note 8)	2.7–3.6		±20	μΑ
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7–3.6		750	μΑ

Note 8: Outputs disabled or 3-STATE only.

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Мах	Units
VIH	HIGH Level Input Voltage		2.3–2.7	1.6		V
VIL	LOW Level Input Voltage		2.3–2.7		0.7	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3–2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -3 \text{ mA}$	2.3	2.0		v
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		v
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3–2.7		0.2	
		I <sub>OL</sub> = 6 mA	2.3		0.4	V
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
I <sub>I</sub>	Input Leakage Current	$V_1 = V_{CC}$ or GND	2.3–2.7	1	±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3-2.7		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3-2.1		10	μA
I <sub>OFF</sub>	Power Off Leakage Current	$0 \le (V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_1 = V_{CC}$ or GND	2.3–2.7		20	
		$V_{CC} \le (V_{O}) \le 3.6V$ (Note 9)	2.3-2.7		±20	μΑ

Note 9: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V  $\leq$  V\_{CC} < 2.3V)

Symbol	Parameter	Conditions	v <sub>cc</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
VIL	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		v
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	V
		I <sub>OL</sub> = 3 mA	1.65		0.3	v
l	Input Leakage Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$	1.05 - 2.5		±10	μA
I <sub>OFF</sub>	Power Off Leakage Current	$0 \le (V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.65 - 2.3		20	A
		$V_{CC} \le (V_O) \le 3.6V$ (Note 10)	1.65 - 2.3		±20	μA

Note 10: Outputs disabled or 3-STATE only.

			T <sub>A</sub> = -40°	°C to +85°C,	C <sub>L</sub> = 30 pF, F	$R_L = 500\Omega$		
Symbol	Parameter	V <sub>CC</sub> = 3.	$3V \pm 0.3V$	$V_{CC}=2.5\pm0.2V$		$V_{CC}=1.8\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	0.6	3.1	0.8	4.0	1.5	7.2	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.0	3.2	1.5	4.1	2.0	7.4	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to Bus	0.6	3.7	0.8	4.7	1.5	8.5	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.6	4.3	0.8	5.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.6	4.2	0.8	4.7	1.5	7.9	ns
t <sub>S</sub>	Setup Time	1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	0.7		0.7		1.0		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output to Output Skew (Note 12)		0.5		0.5		0.75	ns

Note 11: For  $C_L$  = 50pF, add approximately 300ps to the AC maximum specification.

Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ).

## AC Electrical Characteristics Over Load (Note 13)

		$T_A = -0^{\circ}C$ to $+85^{\circ}C$ , $R_L =$	= 500 $\Omega$ V $_{\text{CC}}$ = 3.3V $\pm$ 03V	
Symbol	Parameter	C <sub>L</sub> = 5	Units	
		Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus	1.0	3.4	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Clock to Bus	1.4	3.5	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay LE to Bus	1.0	4.0	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.0	4.6	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.0	4.5	ns
t <sub>S</sub>	Setup Time	1.0		ns
t <sub>H</sub>	Hold Time	0.6		ns

Note 13: Characterized only.

#### **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> =+25°C	Units
		Conditions	(V)	Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.40	V
			3.3	0.55	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.40	V
			3.3	-0.55	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.35	
			2.5	1.80	V
			3.3	2.30	

	Capacit	tance			
	Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C Typical	Units
(	C <sub>IN</sub>	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF
(	CI/O	Input/Output Capacitance	$V_{I} = 0V$ , or $V_{CC}$ , $V_{CC} = 1.8V$ , 2.5V or 3.3V	5.5	pF
(	C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	13	pF

## I<sub>OUT</sub> - V<sub>OUT</sub> Characteristics




FIGURE 1. Characteristics for Output - Pull Up Drive





FIGURE 2. Characteristics for Output - Pull Down Driver



www.fairchildsemi.com

