MTP10N10E

TMOS POWER FETs

10 AMPERES

100 VOLTS


RDS(on) = 0.25 OHM

Designer's™ Data Sheet TMOS IV Power Field Effect Transistor N–Channel Enhancement–Mode Silicon Gate

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-tosource diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits





CASE 221A-06, Style 5 TO-220AB

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	100	Vdc
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	100	Vdc
Gate-Source Voltage	VGS	±20	Vdc
Drain Current — Continuous — Pulsed	I _D I _{DM}	10 25	Adc
Total Power Dissipation Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, T _{Stg}	-65 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _θ JC	1.67	°C/W
— Junction to Ambient	R _θ JA	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	TL	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Designer's is a trademark of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.




MTP10N10E

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Cha	aracteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain–Source Breakdown Voltage ($V_{GS} = 0, I_D = 0.25 \text{ mA}$)		V(BR)DSS	100	_	Vdc
Zero Gate Voltage Drain Current (V_{DS} = Rated V_{DSS} , V_{GS} = 0) (V_{DS} = 0.8 Rated V_{DSS} , V_{GS} = 0,	TJ = 125°C)	IDSS		10 80	μΑ
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		IGSSF	—	100	nAdc
Gate–Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		IGSSR	—	100	nAdc
ON CHARACTERISTICS*			I		•
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1.0 mA) T _J = 100°C		VGS(th)	2.0 1.5	4.5 4.0	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 5.0 Adc)	R _{DS(on)}	—	0.25	Ohm
$\label{eq:constraint} \begin{split} & \text{Drain-Source On-Voltage (V}_{GS} = 10 \\ & (\text{I}_{D} = 10 \text{ Adc}) \\ & (\text{I}_{D} = 5.0 \text{ Adc}, \text{ T}_{J} = 100^{\circ}\text{C}) \end{split}$	V)	VDS(on)		2.7 2.4	Vdc
Forward Transconductance (V _{DS} = 15	5 V, I _D = 5.0 A)	g _{FS}	4.0		mhos
DRAIN-TO-SOURCE AVALANCHE CI	HARACTERISTICS		I		•
$ \begin{array}{l} \mbox{Unclamped Drain-to-Source Avalance} \\ \mbox{(I_D = 25 A, V_{DD} = 25 V, T_C = 25^\circ C, } \\ \mbox{(I_D = 10 A, V_{DD} = 25 V, T_C = 25^\circ C, } \\ \mbox{(I_D = 4.0 A, V_{DD} = 25 V, T_C = 100^\circ C, } \end{array} $	Single Pulse, Non–repetitive) P.W. \leq 200 µs, Duty Cycle \leq 1%)	WDSR	 	60 100 40	mJ
DYNAMIC CHARACTERISTICS	1		· · · · ·		
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0,	C _{iss}	—	600	pF
Output Capacitance	f = 1.0 MHz) See Figure 16	C _{oss}	—	400	
Reverse Transfer Capacitance		C _{rss}	—	100	
SWITCHING CHARACTERISTICS* (TJ	= 100°C)		· · · ·		1
Turn–On Delay Time		^t d(on)	—	50	ns
Rise Time	$(V_{DD} = 25 \text{ V}, \text{ I}_{D} = 5.0 \text{ A}, \text{ R}_{G} = 50 \Omega)$	tr	—	80	
Turn–Off Delay Time	See Figure 9	^t d(off)	—	100	
Fall Time		tf	—	80	
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$	Qg	15 (Typ)	30	nC
Gate-Source Charge	$I_D = Rated I_D, V_{GS} = 10 V$	Q _{gs}	8.0 (Typ)	_	
Gate-Drain Charge	See Figures 17 and 18	Q _{gd}	7.0 (Typ)	_	
SOURCE-DRAIN DIODE CHARACTEI	RISTICS*				
Forward On–Voltage	$(I_S = Rated I_D)$ $V_{GS} = 0)$	V _{SD}	1.4 (Typ)	1.7	Vdc
Forward Turn-On Time		ton	Limited I	by stray inc	luctance
Reverse Recovery Time		t _{rr}	70 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw of (Measured from the drain lead 0.25)		Ld	3.5 (Typ) 4.5 (Typ)	_	nH
Internal Source Inductance (Measured from the source lead 0.2	5" from package to source bond pad)	L _S	7.5 (Typ)	—	1

* Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS



SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn– on and turn–off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.


Device stresses increase with increasing rate of change of source current so dl_S/dt is specified with a maximum value. Higher values of dl_S/dt require an appropriate derating of I_{FM}, peak V_{DS} or both. Ultimately dl_S/dt is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T $_{J}$ has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV_{DS}/dt in excess of 10 V/ns was attained with dI_S/dt of 400 A/µs.








Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms

MTP10N10E






Figure 17. Gate Charge versus Gate-To-Source Voltage



 V_{in} = 15 $V_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit

PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employee.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 \Diamond

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

