TOSHIBA INTELLIGENT POWER DEVICE SILICON MONOLITHIC POWER MOS INTEGRATED CIRCUIT

T P D 7 1 0 0 F

2ch HIGH-SIDE N-ch POWER MOSFET GATE DRIVER

The TPD7100F is a 2ch High-side N-ch Power MOSFET Gate Driver. This IC contains a power MOSFET driver and power MOSFET protective and diagnostic functions, allowing you to configure a high-side switch for large-current applications easily.

FEATURES

• The large-current charge pump allows for fast switching.


Power MOSFET protective and diagnostic functions are built-in. Protective functions: Overvoltage

> (internal device protection), overcurrent protection, VDD voltage drop detection

* Overvoltage is internally limited. No detection or shutdown functions are included. Diagnostic functions: Overcurrent

The level of Overcurrent detection can set by external resistor.

Package: SSOP-24 (300 mil) with embossed-tape packing




Weight: 0.29 g (Typ.)

Because this product uses MOS structure, must take special care with electrostatic when handling.

PIN ASSIGNMENT

MARKING




TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN DESCRIPTION

PIN NO.	SYMBOL	PIN DESCRIPTION					
1	CP2 –	Negative side connecting pin for the charge pump's second capacitor.					
2	CP1 –	Negative side connecting pin for the charge pump's first capacitor.					
3	CP1 +	Positive side connecting pin for the charge pump's first capacitor.					
4	CP2 +	Positive side connecting pin for the charge pump's second capacitor.					
5	CPV +	Positive side connecting pin for the charge pump's third capacitor. Althou about three times the V _{DD} voltage is generated, it is limited about 28 V by a voltage clamping circuit.					
6	N.C.	_					
7	V _{GS1}	External power MOSFET gate drive pin for ch1. This pin controls the external power MOSFET. Also, when overcurrent flows in the external power MOSFET, it shuts down the gate and is latched. It is unlatched by a low on input.					
8	Vsense1	External power MOSFET monitor pin for ch1: overcurrent is detected by comparing the difference between this and the V _{DD2} pin with the reference voltage.					
9	V _{GS2}	External power MOSFET gate drive pin for ch2. This pin controls the external power MOSFET. Also, when overcurrent flows in the external power MOSFET, it shuts down the gate and is latched. It is unlatched by a low on input.					
10	Vsense2	External power MOSFET monitor pin for ch2: overcurrent is detected by comparing the difference between this and the V _{DD2} pin with the reference voltage.					
11	GND	Ground pin: shared internally with pin 12.					
12	GND	Shared internally with pin 11.					
13	IN2	Input pin for ch2 (active high): This pin has a pull-down resistor (100 k Ω typ.), so that even when it is open-circuited, output will not turn on inadvertently.					
14	IN1	Input pin for ch1 (active high): This pin has a pull-down resistor (100 k Ω typ.), so that even when it is open-circuited, output will not turn on inadvertently.					
15	DIAG2-1	Diagnostic output pin for ch2 (N-ch open-drain): when overcurrent condition is detected, its output goes low. Also, when overcurrent is detected, it remains latched until the next rising edge of input.					
16	DIAG2-2	Diagnostic output pin for ch2 (N-ch open-drain): by comparing the voltage between V _{DD2} and Vsense2 pins with the set overcurrent level, it outputs external power MOSFET on/off state.					
17	DIAG1-1	Diagnostic output pin for ch1 (N-ch open-drain): when overcurrent condition is detected, its output goes low. Also, when overcurrent is detected, it remains latched until the next rising edge of input.					
18	DIAG1-2	Diagnostic output pin for ch1 (N-ch open-drain): by comparing the voltage between V _{DD2} and Vsense1 pins with the set overcurrent level, it outputs external power MOSFET on/off state.					
19	ENB	Chip inhibit pin (active low) : By driving this pin high, all outputs can be turned off regardless of input signals. This pin has a pull-up resistor (100 k Ω typ.).					

PIN NO.	SYMBOL	PIN DESCRIPTION			
20	RISref2	Overcurrent detection level setup pin for ch2: the voltage determined by the constant current set by the resistor connected to the Rref pin and the resistance of an external resistor connected to the RISref2 pin is referenced to detect overcurrent.			
21	RISref1	Overcurrent detection level setup pin for ch1: the voltage determined by the constant current set by the resistor connected to the Rref pin and the resistance of an external resistor connected to the RISref1 pin is referenced to detect overcurrent.			
22	Rref	Resistor connection pin ; This resistor determines the constant current used for the overcurrent detection circuit. Connect 62 $k\Omega$ (recommended) between this pin and GND.			
23	V_{DD2}	External power MOSFET drain voltage detection pin.			
24	V _{DD1}	Power supply pin: the internal device is protected when overvoltage is applied.			

MAXIMUM RATING (Ta = 25° C)

CHARACTERISTICS	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{DD}	30	V
Input Voltage	VIN	0.5~6	V
Diagnosis Output Current	IDIAG	2	mA
Power Dissipation	PD	0.8	W
Operating Temperature	T _{opr}	-40~110	°C
Strage Temperature	T _{stg}	- 55∼150	°C

TOSHIBA TPD7100F

TENTATIVE

ELECTRICAL CHARACTERISTICS (Unless otherwise specified : $V_{DD} = 8 \sim 18 \text{ V}$, $T_j = -40 \sim 110 ^{\circ}\text{C}$)

CHARACTERISTICS	RATING	PIN NO.	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Operating Supply Voltage	V _{DD}	V _{DD}	_	8	_	18	٧	
Supply Current	I _{DD}	V_{DD}	$V_{DD} = 12 \text{ V}, V_{IN} = 0 \text{ V},$ CP = 0.01 μ F		_	10	mA	
Input Voltage	V _{IN} (1) V _{IN} (2)	IN1, IN2	V _{DD} = 12 V, V _{GS} = "H" V _{DD} = 12 V, V _{GS} = "L"	3.5 —	_	— 1.5	٧	
	IN (1)	IN1, IN2	$V_{DD} = 12 \text{ V}, V_{IN} = 5 \text{ V}$ $V_{DD} = 12 \text{ V}, V_{IN} = 0 \text{ V}$	_ 	_	200	μΑ	
Input Current	IENB (1)	ENB	$V_{DD} = 12 \text{ V}, V_{\overline{ENB}} = 5 \text{ V}$ $V_{DD} = 12 \text{ V}, V_{\overline{ENB}} = 0 \text{ V}$	- 45 - 250	_ 			
Output Voltage	VOH		$V_{DD} = 12 \text{ V}, V_{IN} = 5 \text{ V}$	_	Vsense + 15*	Vsense + 19*		
	V _{OL}	V_{GS1}	$V_{DD} = 12 \text{ V}, V_{IN} = 0 \text{ V}$	-	— 0.4			
Output Current	IOH	VGS1 VGS2	$V_{DD} = 12 \text{ V}, V_{IN} = 5 \text{ V},$ CP = 0.01 μ F	ı	0.1	_	А	
Output Current	lOL		$V_{DD} = 12 \text{ V}, V_{IN} = 0 \text{ V},$ CP = 0.01 μ F		0.1	_		
Overcurrent Detection Resistance Setup Range	RISref	RISref	_	10	20	40	$\mathbf{k}Ω$	
Constant Current Source Setup Pin Voltage		Rref	Rref = $62 \text{ k}\Omega$	1.17	1.30	1.43	٧	
	VDS (ON) (1)		Rref = 62 k Ω , RISref = 10 k Ω	0.16	0.20	0.24	V	
Overcurrent Detection Voltage	VDS (ON) (2)		Rref = 62 k Ω , RISref = 20 k Ω	0.32	0.40	0.48		
-	VDS (ON) (3)	Vsense2	Rref = 62 k Ω , RISref = 40 k Ω	0.64	0.80	0.96		
Diagnostic Output Current	IDH	DIAG1	V _{DD} = 12 V, VDIAG = 5 V	_	_	10	μΑ	
Diagnostic Output Voltage	V _{DL} DIAG2		V _{DD} = 12 V, I _{DL} = 1 mA	_	_	0.6	٧	
Power Supply Drop Detection Voltage	VDDUV1 –	_	6.3	6.7	7.3			
Power Supply Drop Detection Reset Voltage	VDDUV1+		_	6.6	7.2	7.8	٧	
Undervoltage Protection	VDDUV2		_	_	_	4.5		
Switching Time	t _{ON}	V _{GS1} V _{GS2}	V _{DD} = 12V, C = 3000 pF	_	2	5 5	μ s	

^{* :} Vsense denotes the Vsense pin voltage.

Equation to calculate overcurrent detection resistance (RISref)

RISref = Rref \times RDS (ON) \times ID / VRref = Rref \times VDS (ON) / VRref

where R_{DS} (ON) : ON-resistance of external power MOSFET

 I_D : drain current of external power MOSFET $V_{DS\,(ON)}$: ON-voltage of external power MOSFET

Rref : external resistor connected to Rref pin (used to set constant current)

VRref : Rref pin voltage


TRUTH TABLE

IN	ENB	V _{GS}	DIAG*-1	DIAG*-2	MODE		
L	Н	L	Н	Н			
Н	H	L	Н	Н	When normal		
L	L	L	Н	Н	vviien normai		
Н	L	Н	H (Note 1)	L	1		
L	L	L	Н	Н	For everyeltage		
Н	L	Н	H (Note 1)	L	For overvoltage		
L	L	L	L (Note 1/Note 2)	Н	For overcurrent		
Н	L	L	L (Note 1)	Н	For overcurrent		
L	L	L	Н	Н	When supply voltage		
Н	L	H	Н	Н	drop detected		
L	L	L	Н	Н	Undervoltage		
Н	L	L	Н	Н	protection		
L	L	L	Н	L	When power MOSFET		
Н	Ĺ	Н	Н	L	shorted		

(Note 1): Because overcurrent is detected by checking the drain-to-source voltage of the power MOSFET, there is a possibility of detecting overcurrent erratically for a while after input is driven high before the power MOSFET turns on, during which the drain-to-source voltage is high. To prevent this erroneous detection, DIAG detection is disabled for 15 μ s (typ.) by a mask circuit. This masking time depends on the constant current determined by the internal capacitor and Rref. (The masking time is 15 μ s when Rref = 62 k Ω .)

(Note 2): After overcurrent is detected, DIAG remains latched until the next rising edge of input.

TIMIMG CHART




TOSHIBA TPD7100F

TENTATIVE


APPLICATION CIRCUIT 1

Monitoring Power MOSFET drain-soure voltage



APPLICATION CIRCUIT 2

Monitoring voltage between shunt resistors (for detecting overcurrent with high accuracy)




MOISTURE-PROOF PACKING

After the pack is opened, use the devices in a 30°C, 60% RH environment, and within the 48 hours. Embossed-tape packing cannot be baked. Devices so packed must be within their allowable time limits after unpacking, as specified on the packing.

Tape packing quantity: 500 devices/reel (EL) or 2000 devices/reel (EL1)

PACKAGE DIMENSIONS



Weight: 0.29 g (Typ.)