CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control

IDT6198S IDT6198L

FEATURES:

- · High-speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Output Enable (OE) pin available for added system flexibility
- Low-power consumption
- JEDEC compatible pinout
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, high-density 28-pin leadless chip carrier, and 24-pin SOJ
- Produced with advanced CMOS technology
- · Bidirectional data inputs and outputs
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT6198 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CMOS. This state-of-theart technology, combined with innovative circuit design technology.

niques, provides a cost-effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.


Access times as fast as 15ns are available. The IDT6198 offers a reduced power standby mode, ISB1, which is activated when $\overline{\text{CS}}$ goes HIGH. This capability significantly decreases system, while enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only $30\mu\text{W}$ when operating from a 2V battery.

All inputs and outputs are TTL-compatible and operate from a single 5V supply.

The IDT6198 is packaged in either a 24-pin 300 mil CERDIP, 28-pin leadless chip carrier or 24-pin J-bend small outline IC.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS





PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
I/O0-I/O3	Data Input/Output
Vcc	Power
GND	Ground

TOP VIEW

2987 tbl 01

TRUTH TABLE(1)

Mode	CS	WE	ŌE	1/0	Power
Standby	Н	X	Χ	High-Z	Standby
Read	L	Н	┙	DATAout	Active
Write	L	L	Χ	DATAIN	Active
Read	L	Н	Н	High-Z	Active

NOTE:
1. H = VIH, L = VIL, X = Don't Care

2987 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

NOTE:

2987 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
CI/O	I/O Capacitance	Vout = 0V	7	pF

NOTE:

2987 tbl 04

This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	–55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2987 tbl 06

NOTE:

2987 tbl 05

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

				IDT6	198S	IDT6	198L	
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit	
ILI	Input Leakage Current	Vcc = Max., MIL. Vin = GND to Vcc COM'L		_	10 5	_	5 2	μА
ILO	Output Leakage Current	$VCC = Max., \overline{CS} = VIH,$ MIL. $VOUT = GND \text{ to } VCC$ COM'L.		_	10 5		5 2	μА
Vol	Output Low Voltage	IoL = 10mA, Vcc = Min.			0.5	_	0.5	V
		IoL = 8mA, Vcc = Min.			0.4		0.4	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	2.4	_	V	

2987 tbl 07

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

				6198S15 6198S20 6198L15 6198L20							3S45 3L45	6198S55/70/85 6198L55/70/85			
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	S	100	_	100	105	100	105	100	105	_	105		105	mA
	\overline{CS} = V _{IL} , Outputs Open Vcc = Max., f = 0 ⁽²⁾	L	75	_	70	80	70	80	70	80	_	80		80	
ICC2	Dynamic Operating Current	S	135	_	130	160	125	155	125	140	_	140	_	140	mA
	\overline{CS} = V _{IL} , Outputs Open VCC = Max., f = fMAX ⁽²⁾	L	125	_	115	130	105	120	105	115	_	110	_	110	
ISB	Standby Power Supply Current (TTL Level)	S	60	_	55	70	50	60	45	50	_	50	_	50	mA
	$\overline{CS} \ge VIH$, $VCC = Max.$, Outputs Open, $f = fMAX^{(2)}$	L	45	_	40	50	35	40	30	35	_	35		35	
ISB1	Full Standby Power Supply Current (CMOS	S	20	_	15	25	15	20	15	20	_	20		20	mA
	Level) $\overline{CS} \ge VHC$, $VCC=Max.$, $VIN \ge VHC$ or $VIN \le VLC$, $f=0^{(2)}$	L	1.5	_	0.5	1.5	0.5	1.5	0.5	1.5	_	1.5	_	1.5	

NOTES:

2987 tbl 06

^{1.} VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

^{1.} All values are maximum guaranteed values.

^{2.} At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V


					Ty Vo	p. ⁽¹⁾ :c @	M Vc		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_		2.0	_	_	_	_	V
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	CS ≥ VHC VIN ≥ VHC O	r ≤ VLC	0	_	_	_	_	ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_	_	-	_	ns
ILI ⁽³⁾	Input Leakage Current			-	_	_	2	2	μΑ

NOTES:

2987 tbl 09

- 1. $T_A = +25^{\circ}C$.
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but is not production tested.

LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2987 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load (for tolz, tclz, tohz, twhz, tchz and tow)

*Includes scope and jig capacitances

2987 tbl 11

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6198S15 ⁽¹⁾ 6198L15 ⁽¹⁾			6198S20 6198L20		6198S25 6198L25		6198S35 6198L35				6198S70/85 ⁽²⁾ 6198L70/85 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle													
trc	Read Cycle Time	15	_	20	_	25	_	35	_	45/55	_	70/85	_	ns
taa	Address Access Time	_	15	_	19	_	25	_	35	_	45/55	_	70/85	ns
tacs	Chip Select Access Time	_	15	_	20	_	25	_	35	_	45/55	_	70/85	ns
tCLZ ⁽³⁾	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	5	_	5	_	ns
toE	Output Enable to Output Valid	_	8	_	9	_	11	_	18	_	25/35	_	45/55	ns
toLZ ⁽³⁾	Output Enable to Output in Low-Z	5	_	5	_	5	_	5	_	5	_	5	_	ns
tCHZ ⁽³⁾	Chip Select to Output in High-Z	2	7	2	8	2	10	2	14	_	15/20	_	25/30	ns
tonz ⁽³⁾	Output Disable to Output in High-Z	2	7	2	8	2	9	2	15	_	15/20	_	25/30	ns
tон	Output Hold from Address Change	5	_	5	_	2	_	5	_	5	_	5	_	ns
tPU ⁽³⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	0	_	0	_	ns
tPD ⁽³⁾	Chip Deselect to Power Down Time	_	15	_	20	_	25		35	_	45/55	_	70/85	ns


NOTES:

1. 0° to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

3. This parameter is guaranteed by device characterization but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




NOTES


- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- Address valid prior to or coincident with CS transition LOW.
- 4. $\overline{\mathsf{OE}}$ is LOW.
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state voltage.

6.3 5

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. $\overline{\sf OE}$ is LOW.
- 5. Transition is measured ±200mV from steady state voltage.

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			6198S15 ⁽¹⁾ 6198L15 ⁽¹⁾		6198S20 6198L20		6198S25 6198L25		8S35 8L35			6198S70/85 ⁽²⁾ 6198L70/85 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle													
twc	Write Cycle Time	14	_	17	_	20	_	30	_	40/50	_	60/75	_	ns
tcw	Chip Select to End-of-Write	14		17	_	20	_	25	_	35/50	_	60/75	1	ns
taw	Address Valid to End-of-Write	14		17	_	20	_	25	_	35/50	_	60/75	1	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	14	_	17	_	20	_	25	_	35/50	_	60/75	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	0		ns
twHZ ⁽³⁾	Write Enable to Output in High-Z	_	5	_	6	_	7	_	10	_	15/25	_	30/40	ns
tow	Data Valid to End-of-Write	10		10	_	13	_	15	_	20/25	_	30/35	1	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	0	_	0		ns
tow ⁽³⁾	Output Active from End-of-Write	5	_	5	_	5	_	5	_	5	_	5	_	ns


NOTES:

2987 tbl 12


6

- 1. 0° to +70°C temperature range only.
- 2. -55° C to +125°C temperature range only.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3)



NOTES

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. two is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of twp or (twhz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

ORDERING INFORMATION

