Preliminary

TOSHIBA BiCD Processor IC Silicon Monolithic


TB62209F

Stepping Motor Driver IC Using PWM Chopper Type

The TB62209F is a stepping motor driver driven by chopper micro-step pseudo sine wave.

The TB62209F integrates a decoder for CLK input in micro steps as a system to facilitate driving a two-phase stepping motor using micro-step pseudo sine waves. Micro-step pseudo sine waves are optimal for driving stepping motors with low-torque ripples and at low oscillation. Thus, the TB62209F can easily drive stepping motors with low-torque ripples and at high efficiency.

Also, TB62209F consists output steps by DMOS (Power MOS FET), and that makes possible to control the output power dissipation much lower than ordinary IC with bipolar transistor output.



Weight: g (typ.)

The IC supports Mixed Decay mode for switching the attenuation ratio at chopping. The switching time for the attenuation ratio can be switched in four stages according to the load.


Features

- Bipolar stepping motor can be controlled by a single driver IC
- Monolithic BiCD IC
- Low ON-resistance of $R_{on} = 0.5 \Omega$ ($T_i = 25$ °C @1.0 A: typ.)
- Built-in decoder and 4-bit DA converters for micro steps
- Built-in ISD, TSD, VDD &VM power monitor (reset) circuit for protection
- Built-in charge pump circuit (two external capacitors)
- 36-pin power flat package (HSOP36-P-450-0.65)
- Output voltage: 40 V max
- Output current: 1.8 A/phase max
- 2-phase, 1-2 (type 2) phase, W1-2 phase, 2W1-2 phase, 4W1-2 phase, or motor lock mode can be selected.
- Built-in Mixed Decay mode enables specification of four-stage attenuation ratio.
- Chopping frequency can be set by external resistors and capacitors. High-speed chopping possible at 100 kHz or higher.

Note: When using the IC, pay attention to thermal conditions. These devices are easy damage by high static voltage. In regards to this, please handle with care.

Block Diagram


1. Overview



2. LOGIC UNIT A/B (C/D unit is the same as A/B unit)

Function

This circuit is used to input from the DATA pins micro-step current setting data and to transfer them to the subsequent stage. By switching the SETUP pin, the data in the mixed decay timing table can be overwritten.




3. Current feedback circuit and current setting circuit

Function

The current setting circuit is used to set the reference voltage of the output current using the current setting decoder.

The current feedback circuit is used to output to the output control circuit the relation between the set current value and output current. This is done by comparing the reference voltage output to the current setting circuit with the potential difference generated when current flows through the current sense resistor connected between RS and VM.

The chopping waveform generator circuit to which CR is connected is used to generate clock used as reference for the chopping frequency.




Note 1: Rs COMP1: Compares the set current with the output current and outputs a signal when the output current reaches the set current.

Note 2: Rs COMP2: Compares the set current with the output current at the end of Fast mode during chopping.


Outputs a signal when the set current is below the output current.

4. Output control circuit, current feedback circuit and current setting circuit



Note: The STANDBY pins are pulled down in the IC by 10-k Ω resistor. When not using the pin, connect it to GND. Otherwise, malfunction may occur.


5. Output equivalent circuit (A/B unit (C/D unit is the same as A/B unit)




Note: The diode on the dotted line is parasitic diode.

6. Input equivalent circuit


1. Input circuit (CLK, TORQUE, MDT, CW/CCW, DATA MODE, Decay Mode)




2. Input circuit (RESET, ENABLE, STANDBY)




3. V_{ref} input circuit



4. Output circuit (MO, PROTECT)



Pin Assignment (top view)



Pin Assignment for PWM in Data Mode

D MODE 1 \rightarrow GA+ (OUT A, \overline{A})

D MODE 2 \rightarrow GA- (OUT A, \overline{A})

D MODE $3 \rightarrow GB+ (OUT B, \overline{B})$

 $CW/CCW \rightarrow GB-(OUT B, \overline{B})$

Note: Pin assignment above is different at data mode and PWM.

Pin Description 1

Pin Number	Symbol	Function	Remarks
1	D MODE 1		D MODE 3, 2, 1 = LLL: Same function as that of STANDBY pin LLH: Motor Lock mode
2	D MODE 2	Motor drive mode setting pin	LHL: 2-Phase Excitation mode LHH: 1-2 Phase Excitation (A) mode HLL: 1-2 Phase Excitation (B) mode
3	D MODE 3		HLH: W1-2 Phase Excitation mode HHL: 2W1-2 Phase Excitation mode HHH: 4W1-2 Phase Excitation mode
4	CW/CCW	Sets motor rotation direction	CW: Forward rotation CCW: Reverse rotation
5	V_{DD}	Logic power supply connecting pin	Connect to logic power supply (5 V).
6	V _{ref}	Reference power supply pin for setting output current	Connect to supply voltage for setting current.
7	NC	Not connected	Not wired
8	NC	Not connected	Not wired
9	R _{S B}	Unit-B power supply pin (connecting pin for power detection resistor)	Connect current sensing resistor between this pin and V_{M} .
F _{IN}	F _{IN}	FIN Logic ground pin	Connect to power ground. The pin functions as a heat sink. Design pattern taking heat into consideration.
10	R _{S A}	Unit-A power supply pin (pin connecting power detection resistor)	Connect current sensing resistor between this pin and V_{M} .
11	NC	Not connected	Not wired
12	NC	Not connected	Not wired

Pin Assignment for PWM in Data Mode

D MODE 1 \rightarrow GA+ (OUT A, \overline{A})

D MODE 2 \rightarrow GA- (OUT A, \overline{A}) D MODE 3 \rightarrow GB+ (OUT B, \overline{B})

 $CW/CCW \rightarrow GB-(OUT B, \overline{B})$



Pin Description 2

Pin Number	Symbol	Function	Remarks
13	V _M	Motor power supply monitor pin	Connect to motor power supply.
44	OTANDOV.	All-function-initializing and Low Power	H: Normal operation
14	STANDBY	Dissipation mode pin	L: Operation halted Charge pump output halted
15	Сср А	Pin connecting capacitor for boosting output stage drive power supply (storage side connected to GND)	Connect capacitor for charge pump (storage side) V_{M} and V_{DD} are generated.
16	Сср В	Pin connecting capacitor for boosting output stage drive power supply	Connect capacitor for charge pump (charging side) between this pin and Ccp C.
17	Ccp C	(charging side)	Connect capacitor for charge pump (charging side between this pin and Ccp B.
18	МО	Electrical angle (0°) monitor pin	Outputs High level in 4W1-2, 2W1-2, W1-2, or 1-2 Phase Excitation mode with electrical angle of 0° (phase B: 100%, phase A: 0%).
		Electrical angle (6) monitor pin	In 2-Phase Excitation mode, outputs High level with electrical angle of 0° (phase B: 100%, phase A: 100%).
19	PROTECT	TSD operation detector pin	Detects thermal shut down (TSD) and outputs High level.
20	TORQUE 1	Matarta and a suitable attitude air	Torque 2, 1 = HH: 100% LH: 85%
21	TORQUE 2	Motor torque switch setting pin	HL: 70% LL: 50%
22	OUT Ā	Channel A output pin	_
23	MDT 2	Mixed Decay mode setting pins	MDT 2, 1 = HH: 100% HL: 75%
24	MDT 1	nined Decay fillode setting pins	LH: 37.5% LL: 12.5%

Pin Description 3

Pin Number	Symbol	Function	Remarks
25	NC	Not connected	Not wired
26	OUT A	Channel A output pin	_
27	PGND	Power ground pin	Connect all power ground pins and V _{SS} to GND.
F _{IN}	F _{IN}	Logic ground pin	The pin functions as a heat sink. Design pattern taking heat into consideration.
28	PGND	Power ground pin	Connect all power ground pins to GND.
29	OUT B	Channel B output pin	_
30	NC	Not connected	Not wired
			H: Controls external PWM.
	31 DATA MODE		L: CLK-IN mode
31		Clock input and PWM	We recommend this pin normally be used as CLK-IN mode pin (Low).
			In PWM mode, functions such as constant current control do not operate.
			Forcibly initializes electrical angle.
32	RESET	SET Initializes electrical angle.	At this time we recommend ENABLE pin be set to Low to prevent misoperation.
			H: Resets electrical angle.
			L: Normal operation
33	OUT B	Channel B output pin	_
34	ENABLE	Output enable pin	Forcibly turns all output transistors off.
35	CLK	Inputs CLK for determining number of motor rotations.	Electrical angle is incremented by one for each CLK input.
		Totations.	CLK is reflected at rising edge.
36	CR	Chopping reference frequency reference pin (for setting chopping frequency)	Determines chopping frequency.

1. Function of CW/CCW

CW/CCW switches the direction of stepping motor rotation.

Input	Function
Н	Forward (CW)
L	Reverse (CCW)

2. Function of MDT 1/MDT 2

MDT 1/MDT 2 specifies the current attenuation speed at constant current control.

The larger the rate (%), the larger the attenuation of the current. Also, the peak current value (current ripple) becomes larger. (Typical value is 37.5%.)

MDT 2	MDT 1	Function	
L	L	12.5% Mixed Decay mode	
L	Н	37.5% Mixed Decay mode	
Н	L	75% Mixed Decay mode	
Н	Н	100% Mixed Decay mode (Fast Decay mode)	

3. Function of TORQUE X

TORQUE X changes the current peak value in four steps. Used to change the value of the current used, for example, at startup and fixed-speed rotation.

TORQUE 2	TORQUE 1	Comparator Reference Voltage
Н	Н	100%
L	Н	85%
Н	L	70%
L	L	50%

4. Function of RESET (forced initialization of electrical angle)

With the CLK input method (decoder method), unless CLKs are counted, except MO, where the electrical angle is at that time is not known. Thus, this method is used to forcibly initialize the electrical angle.

For example, used to change the excitation mode to another drive mode during output from MO (electrical angle = 0°).

Input	Function	
Н	Initializes electrical angle to 0°	
L	Normal operation	

5. Function of ENABLE (output operation)

ENABLE forcibly turns OFF all output transistors at operation. Data such as electrical angle and operating mode are all retained.

Input	Function	
Н	Operation enabled (active)	
L	Output halted (operation other than output active)	

6. Function of STANDBY

STANDBY halts the charge pump circuit (power supply booster circuit) as well as halting output. We recommend setting to Standby mode at power on.

(At this time, data on the electrical angle are retained.)

Input	Function	
Н	Operation enabled (active)	
L	Output halted (Low Power Dissipation mode)	
	Charge pump halted	

7. Functions of Excitation Modes

	Excitation Mode	DM3	DM2	DM1	Remarks
1	Low Power Dissipation mode	0	0	0	Standby mode Charge pump halted
2	Motor Lock mode	0	0	1	Locks only at 0° electrical angle.
3	2-Phase Excitation mode	0	1	0	$45^{\circ} \rightarrow 135^{\circ} \rightarrow 225^{\circ} \rightarrow 315^{\circ} \rightarrow 45^{\circ}$
4	1-2 Phase Excitation (A)	0	1	1	Low-torque, 1-bit micro-step change
5	1-2 Phase Excitation (B)	1	0	0	High-torque, 1-bit micro-step change
6	W1-2 Phase Excitation	1	0	1	2-bit micro-step change
7	2W1-2 Phase Excitation	1	1	0	3-bit micro-step change
8	4W1-2 Phase Excitation	1	1	1	4-bit micro-step change

8. Function of DATA MODE

DATA MODE switches external duty control (forced PWM control) and constant current CLK-IN control. In Phase mode, H-bridge can be forcibly inverted and output only can be turned off. Constant current drive including micro-step drive can only be controlled in CLK-IN mode.

Input	Function
Н	PHASE MODE
L	CLK-IN MODE

Note 1: Normally, use CLK-IN mode.

9. Electrical Angle Setting immediately after Initialization

In Initialize mode (immediately after RESET is released), the following currents are set.

In Low Power Dissipation mode, the internal decoder continues incrementing the electrical angle but current is not output.

Note that the initial electrical angle value in 2-Phase Excitation mode differs from that in nW1-2 (n = 0, 1, 2, 4) Phase Excitation mode.

	Excitation Mode	IB (%)	IA (%)	Remarks
1	Low Power Dissipation mode	100	0	Electrical angle incremented but no current output
2	Motor Lock mode	100	0	Electrical angle incremented but no motor rotation due to no IA output
3	2-Phase Excitation	100	100	45°
4	1-2 Phase Excitation (A)	100	0	0°
5	1-2 Phase Excitation (B)	100	0	0°
6	W1-2 Phase Excitation	100	0	0°
7	2W1-2 Phase Excitation	100	0	0°
8	4W1-2 Phase Excitation	100	0	0°


Note 2: Where, IB = 100% and IA = 0%, the electrical angle is 0° . Where, IB = 0% and IA = 100%, the electrical angle is $+90^{\circ}$.

10. Function of DATA MODE (Phase A mode used for explanation)

DATA MODE inputs the external PWM signal (duty signal) and controls the current. Functions such as constant current control and overcurrent protector do not operate.

Use this mode only when control cannot be performed in CLK-IN mode.

	GA+	GA-	Output State
(1)	L	L	Output off
(2)	L	Н	A+ phase: Low A– phase: High
(3)	Н	L	A+ phase: High A– phase: Low
(4)	Н	Н	Output off



15

Note: Output is off at (1) and (4).

- D MODE 1 \rightarrow GA+ (OUT A, \overline{A})
- D MODE $2 \rightarrow GA-(OUTA, \overline{A})$
- D MODE 3 \rightarrow GB+ (OUT B, \overline{B})
- $CW/CCW \rightarrow GB-(OUT B, \overline{B})$

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit	
Logic supply voltage	V_{DD}	7	V	
Motor supply voltage		V_{M}	40	V
Output current (Note 1)		l _{OUT}	1.8	A/phase
Current detect pin voltage	V_{RS}	$V_{M} \pm 4.5 V$	V	
Charge pump pin maximum voltage (CCP1 Pin)		V_{H}	V _M + 7.0	٧
Logic input voltage	(Note 2)	V_{IN}	to V _{DD} + 0.4	V
Power dissipation	(Note 3)	PD	1.4	W
i owel dissipation	(Note 4)	ט י	3.2	VV
Operating temperature	T _{opr}	-40 to 85	°C	
Storage temperature	T _{stg}	-55 to 150	°C	
Junction temperature		Tj	150	°C

Note 1: Perform thermal calculations for the maximum current value under normal conditions. Use the IC at 1.5 A or less per phase.

The current velue maybe controlled according to the ambient temperature or board conditions.

Note 2: Input 7 V or less as V_{IN}.

Note 3: Measured for the IC only. ($Ta = 25^{\circ}C$)

Note 4: Measured when mounted on the board. (Ta = 25°C)

Ta: IC ambient temperature

Topr: IC ambient temperature when starting operation

 T_j : IC chip temperature during operation T_j (max) is controlled by TSD (thermal shut down circuit)

Recommended Operating Conditions (Ta = 0 to 85°C, (Note 5))

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Power supply voltage	V_{DD}	_	4.5	5.0	5.5	V
Motor supply voltage	V _M	$V_{DD} = 5.0 \text{ V}, \text{ Ccp1} = 0.22 \mu\text{F}, \\ \text{Ccp2} = 0.02 \mu\text{F}$	20	24	34	V
Output current	I _{OUT (1)}	Ta = 25°C, per phase	_	1.2	1.5	Α
Logic input voltage	V _{IN}	_	GND	_	V_{DD}	V
Clock frequency	f _{CLK}	V _{DD} = 5.0 V	_	1.0	150	KHz
Chopping frequency	f _{chop}	V _{DD} = 5.0 V	50	100	150	KHz
Reference voltage	V _{ref}	V _M = 24 V, Torque = 100%	2.0	3.0	V_{DD}	V
Current detect pin voltage	V _{RS}	V _{DD} = 5.0 V	0	±1.0	±4.5	V

Note 5: Because the maximum value of T_j is 120°C, recommended maximum current usage is below 120°C.

Electrical Characteristics 1 (unless otherwise specified, Ta = 25°C, V_{DD} = 5 V, V_{M} = 24 V)

Characteristics	3	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	HIGH	V _{IN (H)}	- Circuit		2.0	V _{DD}	V _{DD} + 0.4	
Input voltage	LOW	V _{IN (L)}	-	Data input pins	GND - 0.4	GND	0.8	V
Input hysteresis voltage		V _{IN (HIS)}	_	Data input pins	200	400	700	mV
		I _{IN (H)}		Data input pins with resistor	_	_	1.0	
Input current 1		I _{IN (H)}	Ī —	Data input nine without register	35	50	75	μΑ
		I _{IN (L)}		Data input pins without resistor	_	_	1.0	
Power dissination (/a.a. Di	n)	I _{DD1}		V _{DD} = 5 V (STROBE, RESET, DATA = L), RESET = L, Logic, output all off	1.0	2.0	3.0	mA
Power dissipation (V _{DD} Pi	11)	I _{DD2}		Output OPEN, f _{CLK} = 1.0 kHz LOGIC ACTIVE, V _{DD} = 5 V, Charge Pump = charged	1.0	2.5	3.5	IIIA
		I _{M1}		Output OPEN (STROBE, RESET, DATA = L), RESET = L, Logic, output all off, Charge Pump = no operation	1.0	2.0	3.0	
Power dissipation (V _M Pin)	I _{M2}	_	Output OPEN, $f_{CLK} = 1 \text{ kHz}$ LOGIC ACTIVE, $V_{DD} = 5 \text{ V}$, $V_{M} = 24 \text{ V}$, Output off, Charge Pump = charged	2.0	4.0	5.0	mA
		I _{M3}		Output OPEN, f _{CLK} = 4 kHz LOGIC ACTIVE, 100 kHz chopping (emulation), Output OPEN, Charge Pump = charged	_	10	13	
Output standby current	Upper	Іон	_	$V_{RS} = V_{M} = 24 \text{ V}, V_{OUT} = 0 \text{ V},$ STANDBY = H, RESET = L CLK = L	-200	-150	_	μΑ
Output bias current	Upper	I _{OB}	_	$V_{OUT} = 0 \text{ V, STANDBY} = H,$ RESET = L, CLK = L	-100	-50		μА
Output leakage current	Lower	l _{OL}	_	V _{RS} = V _M = CcpA = V _{OUT} = 24 V, LOGIC IN = ALL = L		1.0	1.0	μΑ
	HIGH (Refer- ence)	V _{RS (H)}		V _{ref} = 3.0 V, V _{ref} (Gain) = 1/5.0 TORQUE = (H) = 100% set	l	100	l	
Comparator reference	MID HIGH	V _{RS (MH)}	_	$V_{ref} = 3.0 \text{ V}, V_{ref} \text{ (Gain)} = 1/5.0 $ TORQUE = (MH) = 85% set	83	85	87	%
voltage ratio	MID LOW	V _{RS (ML)}		V _{ref} = 3.0 V, V _{ref} (Gain) = 1/5.0 TORQUE = (ML) = 70% set	68	70	72	
	LOW	V _{RS (L)}		V _{ref} = 3.0 V, V _{ref} (Gain) = 1/5.0 TORQUE = (L) = 50% set	48	50	52	
Output current differential		Δl _{OUT1}		Differences between output current channels	-5		5	%
Output current setting diffe	erential	Δl _{OUT2}		I _{OUT} = 1000 mA	- 5	_	5	%
RS pin current		I _{RS}		$V_{RS} = 24 \text{ V}, V_{M} = 24 \text{ V}$ RESET = L (RESET state)		1	2	μΑ
		R _{ON (D-S) 1}		$I_{OUT} = 1.0 \text{ A}, V_{DD} = 5.0 \text{ V}$ $T_j = 25^{\circ}\text{C}, \text{ Drain-Source}$	_	0.5	0.6	
Output transistor drain-sou	ırce	R _{ON (D-S)} 1		$I_{OUT} = 1.0 \text{ A}, V_{DD} = 5.0 \text{ V}$ $T_j = 25^{\circ}\text{C}, \text{ Source-Drain}$		0.5	0.6	Ω
ON-resistance		R _{ON (D-S) 2}		$I_{OUT} = 1.0 \text{ A}, V_{DD} = 5.0 \text{ V}$ $T_j = 105^{\circ}\text{C}, \text{ Drain-Source}$		0.6	0.75	22
		R _{ON (D-S) 2}		I _{OUT} = 1.0 A, V _{DD} = 5.0 V T _j = 105°C, Source-Drain	_	0.6	0.75	

Electrical Characteristics 2 (Ta = 25°C, V_{DD} = 5 V, V_{M} = 24 V, I_{OUT} = 1.0 A)

Characteristics	Symbol	Test Circuit	Test Co	ondition	Min	Тур.	Max	Unit
			$\theta A = 90 \ (\theta 16)$		_	100	_	
			$\theta A = 84 \ (\theta 15)$		_	100	_	
			$\theta A = 79 \ (\theta 14)$		93	98	_	
			$\theta A = 73 \ (\theta 13)$		91	96	_	
			$\theta A = 68 \ (\theta 12)$		87	92	97	
			$\theta A = 62 (\theta 11)$		83	88	93	
			$\theta A = 56 \ (\theta 10)$		78	83	88	
			$\theta A = 51 (\theta 9)$		72	77	82	
Chopper current	Vector	_	$\theta A = 45 \ (\theta 8)$	_	66	71	76	%
			$\theta A = 40 \ (\theta 7)$		58	63	68	
			$\theta A = 34 \ (\theta 6)$		51	56	61	
			$\theta A = 28 \ (\theta 5)$		42	47	52	
			$\theta A = 23 (\theta 4)$		33	38	43	
			$\theta A = 17 (\theta 3)$		24	29	34	
			$\theta A = 11 (\theta 2)$		15	20	25	
			$\theta A = 6 (\theta 1)$		5	10	15	
			$\theta A = 0 \ (\theta 0)$		_	0	_	

Electrical Characteristics 3 (unless otherwise specified, Ta = 25°C, $V_{DD} = 5$ V, $V_{M} = 24$ V)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
V _{ref} input voltage	V_{ref}	9	$\begin{split} &V_M=24~V,~V_{DD}=5~V,\\ &STANDBY=H,~RESET=L,\\ &Output~on,~CLK=1~kHz \end{split}$	2.0		V _{DD}	V
V _{ref} input current	I _{ref}	9	$\begin{split} &STANDBY = H, \ \ \overline{RESET} = L, \\ &Output \ off, \ V_M = 24 \ V, \\ &V_{DD} = 5 \ V, \ V_{ref} = 3.0 \ V \end{split}$	20	35	50	μА
V _{ref} attenuation ratio	V _{ref} (GAIN)	_	$\begin{aligned} &V_M = 24 \;V, \; V_{DD} = 5 \;V, \\ &STANDBY = H, \;\; RESET = L, \\ &Output \; on, \; V_{ref} = 2.0 \; to \; V_{DD} \\ &- 1.0 \;V \end{aligned}$	1/4.8	1/5.0	1/5.2	_
TSD temperature (Note 1)	TjTSD		V _{DD} = 5 V, V _M = 24 V	130	_	170	°C
TSD return temperature difference (Note 1)	ΔT _j TSD	_	T _j TSD = 130 to 170°C	T _j TSD - 50	T _j TSD - 35	T _j TSD – 20	°C
V _{DD} return voltage	V_{DDR}	10	V _M = 24 V, STANDBY = H	2.0	3.0	4.0	V
V _M return voltage	V_{MR}	11	V _{DD} = 5 V, STANDBY = H	2.0	3.5	5.0	V
Over current protected circuit operation current (Note 2)	ISD	_	V _{DD} = 5 V, V _M = 24 V	_	3.0	_	Α
High temperature monitor pin output current	I _{protect}	12	V _{DD} = 5 V, TSD = operating condition	1.0	3.0	5.0	mA
Electrical angle monitor pin output current	I _{MO}	12	V _{DD} = 5 V, electrical angle = 0° (IB = 100%, IA = 0%)	1.0	3.0	5.0	mA
High temperature monitor pin	V _{protect (H)}	12	V _{DD} = 5 V, TSD = operating condition	_		_	
output voltage	V _{protect} (L)	_	V _{DD} = 5 V, TSD = not operating condition	_	_	_	V
Electrical angle monitor pin output	V _{MO2 (H)}	12	V _{DD} = 5 V, electrical angle = except 0° (IB = 100%, IA = Except 0% set)	_	_	_	V
voltage	V _{MO2 (L)}	_	V _{DD} = 5 V, electrical angle = 0° (IB = 100%, IA = 0%)			_	

Note 1: Thermal shut down (TSD) circuit

When the IC junction temperature reaches the specified value and the TSD circuit is activated, the internal reset circuit is activated switching the outputs of both motors to off.

When the temperature is set between 130 (min) to 170°C (max), the TSD circuit operates.

When the TSD circuit is activated, the charge pump is halted, and TROTECT pin outputs V_{DD} voltage. Even if the TSD circuit is activated and Standby goes $H \rightarrow L \rightarrow H$ instantaneously, the IC is not reset until the IC junction temperature drops -20° C (typ.) below the TSD operating temperature (hysteresis function).

Note 2: Overcurrent protection circuit

When current exceeding the specified value flows to the output, the internal reset circuit is activated, and the ISD turns off the output.

Until the Standby signal goes Low to High, the overcurrent protection circuit remains activated.

During ISD, IC turns Standby mode and the charge pump halts.

AC Characteristics (Ta = 25°C, V_{M} = 24 V, V_{DD} = 5 V, 6.8 mH/5.7 Ω)


Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	
Clock frequency	f _{CLK}	_	_	_	_	120	kHz	
	tw (t _{CLK})	_	_	100	_	_		
Minimum clock pulse width	t _{wp}	_	_	50	_		μs	
	t _{wn}	_	_	50	_			
	t _r	_	Output Load: 6.8 mH/5.7 Ω		100			
	t _f	_	_		100			
Output transistor switching	t _{pLH}	_	CLK to OUT		1000		ns	
characteristic	t _{pHL}	_	Output Load: 6.8 mH/5.7 Ω		2000	1	ns	
	t _{pLH}	_	CR to OUT		500	1		
	t _{pHL}	_	Output Load: 6.8 mH/5.7 Ω		1000			
	t _r	_	_		20			
Transistor switching characteristics	t _f	_	- - -		20		ns	
(MO, PROTECT)	t _{pLH}	_	_		20		113	
	t _{pHL}	_	_		20			
Noise rejection dead band time	^t BRANK	_	I _{OUT} = 1.0 A	200	300	400	ns	
CR reference signal oscillation frequency	f _{CR}	_	$C_{\text{OSC}} = 560 \text{ pF}, R_{\text{OSC}} = 3.6 \text{ k}\Omega$		800		kHz	
Chopping frequency range	f _{chop (min)}	_	V _M = 24 V, V _{DD} = 5 V, Output ACTIVE (I _{OUT} = 1.0 A)	40	100	150	kHz	
	f _{chop} (max)		Step fixed, Ccp1 = 0.22 μ F, Ccp2 = 0.01 μ F					
Chopping frequency	f _{chop}		Output ACTIVE (I _{OUT} = 1.0 A), CR CLK = 800 kHz	_	100	_	kHz	
Charge pump rise time	tong	_	$\begin{aligned} &\text{Ccp} = 0.22 \ \mu\text{F}, \ \text{Ccp} = 0.01 \ \mu\text{F} \\ &\text{V}_{M} = 24 \ \text{V}, \ \text{V}_{DD} = 5 \ \text{V}, \\ &\text{STANDBY} = \text{ON} \rightarrow \text{OFF} \end{aligned}$	_	100	200	μs	

1. Current Waveform and Setting of Mixed Decay Mode

At constant current control, in current amplitude (pulsating current) Decay mode, a point from 0 to 3 can be set using 2-bit parallel data.


NF is the point where the output current reaches the set current value. RNF is the timing for monitoring the set current.

The smaller the MDT value, the smaller the current ripple (peak current value). Note that current decay capability deteriorates.




2. CURRENT MODES (MIXED (SLOW + FAST) DECAY MODE Effect)


• Current value in increasing (Sine wave)



Sine wave in decreasing (When using MIXED DECAY Mode with large attenuation ratio (MDT%) at attenuation)



• Sine wave in decreasing (When using MIXED DECAY Mode with small attenuation ratio (MDT%) at attenuation)




If RNF, current watching point, was the set current value (output current) in the mixed decay mode and in the fast decay mode, there is no charge mode but the slow + fast mode (slow to fast is at MDT) in the next chopping cycle.


22

Note: The above charts are schematics. The actual current transient responses are curves.


3. MIXED DECAY MODE waveform (Current Waveform)




• When NF is after MIXED DECAY TIMING



• In MIXED DECAY MODE, when the output current > the set current value




4. FAST DECAY MODE waveform



The output current to the motor is in supply voltage mode after the current value set by $V_{\rm ref}$, $R_{\rm RS}$, or Torque reached at the set current value.

5. CLK SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform (When CLK signal is input in SLOW DECAY MODE)

12.5% MIXED DECAY MODE



Reset CR-CLK counter here

When CLK signal is input, the chopping counter (CR-CLK counter) is forced to reset at the next CR-CLK timing.

Because of this, compared with a method in which the counter is not reset, response to the input data is faster.

The delay time, the theoretical value in the logic portion, is expected to be a one-cycle CR waveform: 5 μs at 100 kHz CHOPPING.


When the CR counter is reset due to CLK signal input, CHARGE MODE is entered momentarily due to current comparison.

Note: In FAST DECAY MODE, too, CHARGE MODE is entered momentarily due to current comparison.

25


6. STROBE SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform (When CLK signal is input in CHARGE MODE)

12.5% MIXED DECAY MODE



7. STROBE SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform (When STROBE signal is input in FAST DECAY MODE)






27

2001-09-05

8. CLK SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT waveform (When CLK signal is input in 2 EXCITATION MODE)

12.5% MIXED DECAY MODE




28

Current Discharge Path when **ENABLE** Input During Operation

In Slow Mode, when all output transistors are forced to switch off, coil energy is discharged in the following MODES:


Note: Parasitic diodes are located on dotted lines. In normal MIXED DECAY MODE, the current does not flow to the parasitic diodes.



As shown in the figure at right, an output transistor has parasitic diodes.

To discharge energy from the coil, each transistor is switched on allowing current to flow in the reverse direction to that in normal operation. As a result, the parasitic diodes are not used. If all the output transistors are forced to switch off, the energy of the coil is discharged via the parasitic diodes.

Output Transistor Operating Mode




Output Transistor Operation Functions

CLK	U1	U2	L1	L2
CHARGE	ON	OFF	OFF	ON
SLOW	OFF	OFF	ON	ON
FAST	OFF	ON	ON	OFF

Note: The above table is an example where current flows in the direction of the arrows in the above figures. When the current flows in the opposite direction of the arrows, see the table below.

CLK	U1	U2	L1	L2
CHARGE	OFF	ON	ON	OFF
SLOW	OFF	OFF	ON	ON
FAST	ON	OFF	OFF	ON

Power Supply Sequence (Recommended)



Note 1: If the V_{DD} drops to the level of the V_{DDR} or below while the specified voltage is input to the V_{M} pin, the IC is internally reset.

This is a protective measure against malfunction. Likewise, if the V_M drops to the level of the V_{MR} or below while regulation voltage is input to the V_{DD} , the IC is internally reset as a protective measure against malfunction.

To avoid malfunction, when turning on V_{M} or V_{DD} , to input the Standby signal at the above timing is recommended.

It takes time for the output control charge pump circuit to stabilize. Wait up to $t_{\mbox{ONG}}$ time after power on before driving the motors.

- Note 2: When the V_M value is between 3.3 to 5.5 V, the internal reset is released, thus output may be on. In such a case, the charge pump cannot drive stably because of insufficient voltage. The Standby state should be maintained until V_M reaches 13 V or more.
- Note 3: Since $V_{DD} = 0$ V and $V_{M} =$ voltage within the rating are applied, output is turned off by internal reset. At that time, a current of several mA flows due to the Pass between V_{M} and V_{DD} . When voltage increases on V_{DD} output, make sure that specified voltage is input.

How to Calculate Set Current

This IC controls constant current in CLK-IN mode.

At that time, the maximum current value (set current value) can be determined by setting the sensing resistor (R_{RS}) and reference voltage (V_{ref}).

$$I_{OUT\,(max)} = \frac{1}{5.0} \times V_{ref} \text{ (V)} \times \frac{\text{Torque} (\text{Torque} = 100, 85, 70, 50\%)}{R_{RS}(\Omega)} \times 100$$

1/5.0 is V_{ref} (gain): V_{ref} attenuation ratio. (For the specifications, see the electrical characteristics.)

For example, when inputting V_{ref} = 3 V and torque = 100% to output I_{OUT} = 0.8 A, R_{RS} = 0.75 Ω (0.5 W or more) is required.

How to Calculate the Chopping and OSC Frequencies

At constant current control, this IC chops frequency using the oscillation waveform (saw tooth waveform) determined by external capacitor and resistor as a reference.

The TB62209F requires an oscillation frequency of eight times the chopping frequency.

The oscillation frequency is calculated as follows:

$$f_{CR} = \frac{1}{0.523 \times (C \times R + 600 \times C)}$$

For example, when C_{osc} = 560 pF and R_{osc} = 3.6 k Ω are connected, fCR = 813 kHz.

At this time, the chopping frequency fchop is calculated as follows:

$$f_{chop} = f_{CR}/8 = 101 \text{ kHz}$$

When determining the chopping frequency, make the setting taking the above into consideration.

IC Power Dissipation

IC power dissipation is classified into two: power consumed by transistors in the output block and power consumed by the logic block and the charge pump circuit.

• Power consumed by the Power Transistor (calculated with $R_{ON} = 0.60 \Omega$)

In Charge mode, Fast Decay mode, or Slow Decay mode, power is consumed by the upper and lower transistors of the H bridges.

The following expression expresses the power consumed by the transistors of a H bridge.

$$P (out) = 2 (T_r) \times I_{OUT} (A) \times V_{DS} (V) = 2 \times I_{OUT}^2 \times R_{ON}....(1)$$

The average power dissipation for output under 4-bit micro step operation (phase difference between phases A and B is 90°) is determined by expression (1).

Thus, power dissipation for output per unit is determined as follows (2) under the conditions below.

 $RON = 0.60 \Omega \text{ (at } 1.0 \text{ A)}$

IOUT (Peak: max) = 1.0 A

 $V_M = 24 V$

VDD = 5 V

$$P \text{ (out)} = 2 (T_r) \times 1.0^2 (A) \times 0.60 (\Omega) = 1.20 (W)...$$
 (2)

Power consumed by the logic block and IM

The following standard values are used as power dissipation of the logic block and IM at operation.

I (LOGIC) = 4.0 mA (typ.):

 $I(I_{M3}) = 15.0 \text{ mA (typ.)}$: operation/unit

 $I(I_{M1}) = 4.0 \text{ mA (typ.)}$: stop/unit

The logic block is connected to VDD (5 V). IM (total of current consumed by the circuits connected to VM and current consumed by output switching) is connected to VM (24 V). Power dissipation is calculated as follows:

$$P(Logic\&IM) = 5(V) \times 0.004(A) + 24(V) \times 0.015(A) = 0.38(W)....(3)$$

Thus, the total power dissipation (P) is

$$P = P (out) + P (Logic&IM) = 1.51 (W)$$

Power dissipation at standby is determined as follows:

$$P (standby) + P (out) = 24 (V) \times 0.004 (A) + 5 (V) \times 0.004 (A) = 0.116 (W)$$

For thermal design on the board, evaluate by mounting the IC.

Test Waveforms





Figure 1 Timing Waveforms and Names



OSC-charge delay:

Because the rising edge level of the OSC waveform is used for converting the OSC waveform to the internal CR CLK, a delay of up to 1.25 ns (@ f_{chop} = 100 kHz: f_{CR} = 400 kHz) occurs between the OSC waveform and the internal CR CLK.






Figure 2 Timing Waveforms and Names (CR and output)

Relationship between Drive Mode Input Timing and MO




• If drive mode input changes before MO timing



Parallel set signal is reflected.

• If drive mode input changes after MO timing



Parallel set signal occurs after the rising edge of CLK, therefore, it is not reflected. The drive mode is changed when the electrical angle becomes 0° .

Note: The TB62209F uses the drive mode change reserve method to prevent the motor from step out when changing drive modes.

Note that the following rules apply when switching drive modes at or near the MO signal output timing.




Reflecting Points of Signals

	Point where Drive Mode Setting Reflected	CW/CCW
2-Phase Excitation mode	45° (MO) Before half-clock of phase B = phase A = 100%	At rising edge of CLK input
1-2 Phase Excitation mode W1-2 Phase Excitation mode 2W1-2 Phase Excitation mode 4W1-2 Phase Excitation mode	0° (MO) Before half-clock of phase B = 100%	At rising edge of CLK input


Other parallel set signals can be changed at any time (they are reflected immediately).

Recommended Point for Switching Drive Mode



During MO output (phase data halted) to forcibly switch drive modes, a function to set $\overline{\text{RESET}} = \text{Low}$ and to initialize the electrical angle is required.


P_D – Ta (Package power dissipation)



- (1) HSOP36 Rth (j-a) only (96°C/W)
- (2) When mounted on the board (140 mm \times 70 mm \times 1.6 mm: 38°C/W: typ.)

Note: R_{th (j-a)}: 8.5°C/W


Relationship between V_M and V_H (charge pump voltage)



Note: $V_{DD} = 5 \text{ V}$ $Ccp \ 1 = 0.22 \ \mu\text{F}, \ Ccp \ 2 = 0.022 \ \mu\text{F}, \ f_{chop} = 150 \ k\text{Hz}$ (Be aware the temperature charges of charge pump capacitor.)


38 2001-09-05

Operation of Charge Pump Circuit




Initial charging

- (1) When RESET is released, T_{r1} is turned ON and T_{r2} turned OFF. Ccp 2 is charged from Ccp 2 via Di1.
- (2) T_{r1} is turned OFF, T_{r2} is turned ON, and Ccp 1 is charged from Ccp 2 via Di2.
- (3) When the voltage difference between V_M and V_H (Ccp A pin voltage = charge pump voltage) reaches V_{DD} or higher, operation halts (Steady state).
- · Actual operation
 - (4) Ccp 1 charge is used at fchop switching and the VH potential drops.
 - (5) Charges up by (1) and (2) above.



Charge Pump Rise Time



tong:

Time taken for capacitor Ccp 2 (charging capacitor) to fill up Ccp 1 (storing capacitor) to VM + VDD after a reset is released.

The internal IC cannot drive the gates correctly until the voltage of Ccp 1 reaches $V_M + V_{DD}$. Be sure to wait for tong or longer before driving the motors.

Basically, the larger the Ccp 1 capacitance, the smaller the voltage fluctuation, though the initial charge up time is longer.


The smaller the Ccp 1 capacitance, the shorter the initial charge-up time but the voltage fluctuation is larger.

Depending on the combination of capacitors (especially with small capacitance), voltage may not be sufficiently boosted. When the voltage does not increase sufficiently, output DMOS RON turns lower than the normal, and it raises the temperature.

Thus, use the capacitors under the capacitor combination conditions (Ccp 1 = 0.22 μ F, Ccp 2 = 0.02 μ F) recommended by Toshiba.

External Capacitor for Charge Pump

When driving the stepping motor with VDD = 5 V, $f_{chop} = 150$ kHz, L = 10 mH under the conditions of VM = 13 V and 1.5 A, the logical values for Ccp 1 and Ccp 2 are as shown in the graph below:





Choose Ccp 1 and Ccp 2 to be combined from the above applicable range. We recommend Ccp 1:Ccp 2 at 10:1 or more. (If our recommended values (Ccp = $0.22~\mu F$, Ccp 2 = $0.02~\mu F$) are used, the drive conditions in the specification sheet are satisfied. (There is no capacitor temperature characteristic as a condition.)

When setting the constants, make sure that the charge pump voltage is not below the specified value and set the constants with a margin (the larger Ccp 1 and Ccp 2, the more the margin).

Some capacitors exhibit a large change in capacitance according to the temperature. Make sure the above capacitance is obtained under the usage environment temperature.

- (1) Low Power Dissipation mode
 - Low Power Dissipation mode turns off phases A and B, and also halts the charge pump.
 - Operation is the same as that when the STANDBY pin is set to Low.
- (2) Motor Lock mode
 - Motor Lock mode turns phase B output only off with phase A off.
 - From reset, with IA = 0 and IB = 100%, the normal 4W1-2 phase operating current is output.
 - Use this mode when you want to hold (lock) the rotor at any desired value.
- (3) 2-Phase Excitation mode







Electrical angle $360^{\circ} = 4$ CLKs

Note: 2-phase excitation has a large load change due to motor induced electromotive force. If a mode in which the current attenuation capability (current control capability) is small is used, current increase due to induced electromotive force may not be suppressed. In such a case, use a mode in which the mixed decay ratio is large.

We recommend 37.5% Mixed Decay mode as the initial value (general condition).


(4) 1-2 Phase Excitation mode (a)






Electrical angle $360^{\circ} = 8 \text{ CLKs}$


(5) 1-2 Phase Excitation mode (b)






Electrical angle $360^{\circ} = 8 \text{ CLKs}$


(6) W1-2 Phase Excitation mode



Electrical angle $360^{\circ} = 16 \text{ CLKs}$


(7) 2W1-2 Phase Excitation mode






Electrical angle $360^{\circ} = 32 \text{ CLKs}$

(8) 4W1-2 Phase Excitation mode



Electrical angle $360^{\circ} = 64 \text{ CLKs}$


4-Bit Micro Step Output Current Vector Locus (Normalizing each step to 90°)



For input data, see the current function examples.

Recommended Application Circuit

The values for the devices are all recommended values. For values under each input condition, see the above-mentioned recommended operating conditions.



Note: Adding bypass capacitors is recommended.

Make sure that GND wiring has only one contact point, and to design the pattern that allows the heat radiation.


To control setting pins in each mode by SW, make sure to pull down or pull up them to avoid high impedance.

To input the data, see the section on the recommended input data.

Because there may be shorts between outputs, shorts to supply, or shorts to ground, be careful when designing output lines, V_{DD} (V_{M}) lines, and GND lines.

Package Dimensions

HSOP36-P-450-0.65 Unit: mm



Weight: g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.