TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


TC9304F

SINGLE CHIP DTS MICRO CONTROLLER WITH BUILT-IN PRESCALER · PLL · LCD DRIVER (DTS-10)

TC9304F is 4bit CMOS microcontroller with built-in prescaler, PLL, LCD driver for single-chip digital tuning

CPU has 4bit parallel addition and subtraction (AI/SI instructions), logical operation (OR and AN instructions), plural bit judge, comparission instructions (TM, SL instructions) and time base function.

The package is of 60-pin mini-flat type, and is provided with the abundant I/O ports and exclusive key-input ports controlled by the powerful input/output instructions (IO, KEY instructions) and with the abundant exclusive LCD output terminals of 1/2 duty and 1/2 bias drive.



Weight : 0.85g (Typ.)

2 modulus prescaler, PLL circuit and IF counter for generating the auto-stop signal through counting IF at each band of FM or AM are incorporated. In addition, the serial bus control function (SIO instruction) for powerfully controlling the peripheral IC and the 4bit A/D converter applicable to the measurement of the electric field intensity through inputting the signal meter output are incorporated resulting in making many functions necessary for the digital tuning system provided.

FEATURES

- 4bit microcontroller for single-chip digital tuning system.
- 5V ± 10% single power supply. CMOS structure with low power dissipation.
- Built-in prescaler (at FM, max. 140MHz direct input), PLL and LCD driver (1/2 duty, 1/2 bias driving frequency: 50Hz).
- Backup of data memory (RAM) and of various kinds of ports is easy (with VDD2 terminal).
- Program memory (ROM): 16 bits x 1024 steps.
- Data memory (RAM): 4 bits x 128 words.
- 62 kinds of powerful instruction sets (All are single-word instructions).

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


The information contained herein is subject to change without notice.

- Instruction execution time 44.4 μ s (7.2MHz crystal connection).
- Abundant instructions of addition and subtraction (12 kinds of addition instructions, 12 kinds of subtraction instructions).
- Power compound decision instructions (TMTR, TMFR, TMT and TMF instructions).
- Data transfer in the same low address is possible.
- Indirect data transfer between registers is possible. (MVRD, MVRS, MVGD and MVGS instructions).
- Powerful 16 general registers (Located in RAM).
- Stack level: 1 level.
- No concept of page or field is in program memory (ROM), and JUMP and CAL instructions can freely be executed in 1024 steps.
- Built-in IF counter in each band of FM and AM (FM IFIN, AM IFIN).
- Independent frequency input terminal at FM and AM (FM_{IN}, AM_{IN}), and two phase-comparator outputs (DO1, DO2).
- 8 kinds of reference frequency can be selected with program.
- Pulse swallow method and direct dividing method are selectable according to receiving band.
- IF correction at FM band is possible.
- Powerful serial bus control function is built-in (I/O port-2 terminal is changed over for use).
- Powerful input/output instructions (IO, KEY and SIO instructions).
- Exclusive use input ports for key input (K₀~K₃), and exclusive use terminals of LCD driver abundant as 25.
- IF counters (AM IFIN, FM IFIN) and input ports (IN1, IN2) can be selected with program for use.
- Abundant I/O ports as 14 (ports capable of input/output setting by the unit of 1bit: 6, exclusive
 use ports for output: 8).
- Clock stop is possible with instruction (at CKSTP instruction : power supply current $1\mu A$ max.).
- 2Hz timer F/F and 10Hz interval pulse output are incorporated. (internal port for time base).
- Locked condition of PLL can be detected.
- At MWgk (REF = 9kHz), IF of IF counter can be selected among 450kHz, 459kHz and 468kHz.
- Built-in 4bit A/D converter (I/O port-3 terminal (P3-1, P3-2) are changed over with program for use).

PIN CONNECTION



BLOCK DIAGRAM



PIN FUNCTION

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
22 56	COM1 COM2	LCD Common Output	Common signal output terminal for LCD. Indication of max. 50 segments is possible with the matrix of S ₁ ~S ₂₅ . Levels of three values of V _{DD1} , 1/2V _{DD1} and GND are output at this terminal with 5ms interval and 50Hz cycle. (Note) Output is automatically fixed at "L" level at system reset, CKSTP instruction execution and DISP OFF execution.	V _{DD1}
57~60 1~21	S ₁ ~S ₄ S ₅ ~S ₂₅	LCD Segment Output	Segment signal output terminal for LCD. Indication of max. 50 segments is possible with the matrix of COM1 and COM2. The data for these terminals are output through the execution of SEG instruction (COM1 system) and MARK instruction (COM2 system). By means of preparing decode pattern in ROM area and using DAL instruction, segment decoding can be carried out. (Note) Output is automatically set at "L" level at the time of system reset and execution of CKSTP instruction and DISP OFF.	○ — ◇ —
24~27	K ₀ ~K ₃	Key Input Port	4bit input port for key matrix input. When key instruction specifying this port at operand part is executed, data of these terminals are read in RAM. All these terminals have built-in pulldown resistances. Usually output ports of T ₀ ~T ₆ are used.	R _{IN1}
28~34	^T 0∼ ^T 6	Key Timing Output Port	Output ports of 4 bits $(T_0 \sim T_3)$ and 3 bits $(T_4 \sim T_6)$. These are usually used as key return timing output signals of key matrix.	$\bigcirc \checkmark \bigcirc$


PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
35 36	P3-2 / A-D·IN P3-1 / DC·REF	I/O Port-3 A-D /Analog Voltage Input /Reference Voltage Input	2bit I/O port. This port can specify input/output of every 1 bit. This specification is performed by the contents of internal port called PORT-2 I/O CONTROL. These terminals are used also for analog input of built-in 4bit A-D converter. Switching control to A-D converter input is also carried out by the contents of PORT-3 I/O CONTROL port. Built-in A-D converter is of successive comparison method by the program. P3-1 becomes reference voltage input and P3-2 becomes analog comparison voltage input.	TO A-D CONVERTER OUT
	P2-4 / STB P2-3 / CK	I/O Port-2 /Strobe Pulse Output /Serial Clock	4bit I/O port. This port can specify input/output of every 1 bit. This specification is performed by the contents of internal port called PORT-2 I/O CONTROL. This terminal is also used as serial interface (SIO).	TO PORT-2 INPUT OUT, SIO ON PORT-2 OUTPUT /SIO OUTPUT
37~40	P2-2 / SO P2-1 / SI	Output /Serial Data Output /Serial Data Input	Switching control of SIO is carried out by the contents of SIO ON bit. Peripheral option IC can Powerfully be controlled by means of using this serial. Interface and executing SIO instruction. Two kinds of modes NCD/NCD can be selected by the program for serial transfer method.	TO PORT-2 INPUT /SIO INPUT -OUT -OUT -OUT -OUT -OUT -OUT -OUT -O
41	MUTE	Muting Signal Output Port	1bit output port. This is usually used as muting control signal output.	$\bigcirc \multimap \bigcirc$
42	FM IF _{IN} /IN2	FM IF Signal Input/ Input Port-2	IF signal input terminal of IF counter for detecting autostop independently of each band of FM or AM. These terminals have built-in amplifiers and operate with C-connection and small	IF CONTROL
43	AM IF _{IN} /IN1	AM IF Signal Input / Input Port-1	amplitude. These terminals can be used as input parts by the program and this selection is made by the contents of IN CONTROL port.	IF AMP.

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
44 45	DO2 DO1	Phase Comparator Output	Phase comparator output terminal of PLL. DO1 and DO2 are parallel output. Therefore, optimum filter constant can be set for each band of FM/AM.	V _{DD1}
46	GND	Prescaler Section Grounding Terminal	Exclusive use grounding terminal for built- in prescaler.	_
47	FMIN	FM Local Signal Input	Prescaler input terminal at FM band. Local oscillation output (VCO output) of 50~140MHz is input. This terminal has built-in amplifier and operates with C-connection and small amplitude.	_
48	AMIN	AM Local Signal Input	Programmable counter input terminal at AM band. Direct-dividing method (LF mode) and pulse-swallow method (HF mode) can freely be changed over. In direct-dividing method, local oscillation output (VCO output) of 0.5~10MHz is input, and in pulse-swallow method, local oscillation output of 5~60MHz is input. This terminal has built-in amplifier and operates with C-connection and small amplifier.	_
49	ĪNT	Initializing Input	System reset signal input terminal of device. During INT is at "L" level, reset is applied, and when "H" level is reached, program starts from address 0. When voltage of 0V→4.5V is impressed at VDD1, since system reset is usually applied (power-on reset), this terminal is fixed at "H" level to be used. (Note) After system reset, I/O port is set to input mode. Since output condition of output port is unstable, initialization with program is required according to necessity.	○- >-

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
50	V _{DD2}	Prescaler Section Power Impressing Terminal (INH input terminal)	Power impressing terminal of prescaler part. Usually voltage of 5V±10% is impressed. Impress voltage of V _{DD2} ≤ V _{DD1} . This terminal is commonly used as input terminal of INH port and is also signal input terminal for selecting radio mode. Radio-on mode or radio-off mode is judged to have been made respectively at "H" level or "L" level. When CKSTP instruction is used in program and when this CKSTP instruction is executed during V _{DD2} terminal is at "L" level, memory backup state can be made with low consumption current (1μA or under) by means of stopping internal clock generator and CPU operation. At this time, all the output terminals (indication output, output port, etc) become "L" level. (Note) CKSTP instruction is valid when V _{DD2} terminal is at "L" level, and performs the same operation as that of NOOP instruction when executed at "H" level.	V _{DD2}
51	TEST	Test Mode Control Input	Input terminal for controlling test mode. At "H" level, test mode is made, and at "L" level or NC state, normal operation is carried out. (Pulldown resistance is incorporated.) In test mode, device operates as evaluator chip, and program evaluation is made possible on EPROM base through combination with external simulation board.	R _{IN2}
54	Χ _T	Crystal Oscillating	Connecting terminal of crystal oscillator. Crystal of 7.2MHz is connected.	_
55	X _T	Terminal	At execution of CKSTP instruction, oscillation is automatically stopped.	
52	GND	Grounding Terminal	Grounding terminal of CPU and PLL parts.	_

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
23 53	V _{DD1}	Power Impressing Terminal	Power impressing terminals of CPU and PLL parts. At PLL operation, voltage of 5V±10% is impressed. In backup state (at execution of CKSTP instruction), voltage can be reduced down to 2V. When voltage of 0V→4.5V is impressed at this terminal, system reset is applied to device and program starts from address 0. (power-on reset) (Note) Carry out power-on reset from the state of VDD2 = "L" level. (Note) At turning power supply ON, since contents of each port (output port, internal port, etc) are indefinite, initialization is required according to necessity.	

(Supplementation)



MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{DD}	-0.3~6.0	V
Input Voltage	V _{IN}	-0.3~V _{DD} +0.3	V
Power Dissipation	PD	400	mW
Operating Temperature	T _{opr}	- 40∼85	°C
Storage Temperature	T _{stg}	- 65∼150	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, $V_{DD1} = V_{DD2} = 5V$)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
----------------	--------	----------------------	----------------	------	------	------	------

V_{DD1} [Power impressing terminal of CPU part]

Operational Power Supply Range	V _{DD1}	_	At CPU, PLL operation *	4.5	5.0	5.5	V
Memory Holding Voltage Range	IHD	_	Crystal oscillation stops	2.0	~	5.5	V
Operating Power Supply Current	I _{DD1}	_	At CPU, PLL operation	_	1.0	3.0	mA
Memory Holding Power	l _{HD1}	_	V _{DD1} = 5V, Crystal oscillation stop	_	0.07	1.0	
Supply Current	I _{HD2}	_	V _{DD1} = 2V Crystal oscillation stop	_	_	0.5	μ Α
Crystal Oscillation Frequency	fxT	_	*	_	7.2	_	MHz

V_{DD2} [Power impressing terminal of PLL part]

PLL Operating Po Voltage	wer Supply	V _{DD2}	_	Providing $V_{DD2} \le V_{DD1}^*$	4.5	5.0	5.5	V
PLL Operating Po Current	wer Supply	I _{DD2}	_	At inputting FM _{IN} = 120MHz	_	15	25	mA
INH Input	"H" Level	V _{IH2}	_	_	4.3	~	5.0	V
Voltage	"L" Level	V _{IL2}		_	0	~	2.7	, v

PLL operating frequency range

FM _{IN}	fFM1	_	$V_{IN} = 0.5V_{p-p}$	*	50	~	140	MHz
AM _{IN} (HF mode)	fHF	_	$V_{IN} = 0.3V_{p-p}$	*	5	~	60	MHz
AM _{IN} (LF mode)	f_{LF}	_	$V_{IN} = 0.3V_{p-p}$	*	0.5	~	10	MHz
FM IFIN	f _{IF} (FM)	_	$V_{IN} = 0.3V_{p-p}$	*	10	~	12	MHz
AM IFIN	f _{IF} (AM)	_	$V_{IN} = 0.3V_{p-p}$	*	400	~	500	kHz

(Note) Items marked with * are guaranteed within the range of $V_{DD1} = V_{DD2} = 4.5 \sim 5.5 V$, Ta = $-40 \sim 85 ^{\circ} C$.

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
----------------	--------	----------------------	----------------	------	------	------	------	--

PLL operating input amplitude

FM _{IN}	V _{IN1} (FM)	_	f _{IN} = 50~140MHz *	0.5	~	V _{DD} – 0.5	V_{p-p}
AM _{IN} (HF Mode)	V _{IN} (HF)	_	$f_{IN} = 5 \sim 60MHz$ *	0.3	~	V _{DD} – 0.5	V_{p-p}
AM _{IN} (LF Mode)	V _{IN} (LF)	_	$f_{IN} = 0.5 \sim 10 MHz$ *	0.3	~	V _{DD} – 0.5	V_{p-p}
FM IFIN	V _{IN} (FM IF)	ı	$f_{IN} = 10 \sim 12MHz$, Typ. 10.7MHz	0.3	~	V _{DD} - 0.5	V _{p-p}
AM IFIN	V _{IN} (AM IF)	_	$f_{IN} = 400 \sim 500 \text{kHz},$ Typ. 450kHz	0.3	~	V _{DD} - 0.5	V _{p-p}

LCD common output (COM1, COM2)

Output Current	"H" Level	I _{OH1}	_	V _{OH} = 4.5V	- 350	- 900	_	μΑ
	"L" Level	lOL1	_	V _{OL} = 0.5V	350	900		μ A
1/2 Bias Voltage		V _{BS}	—	_	2.40	2.50	2.60	\ \

LCD segment output $(S_1 \sim S_{25})$

Output Current	"H" Level	I _{OH2}	_	V _{OH} = 4.5V	- 150	- 450	иΑ
	"L" Level	I _{OL2}	_	$V_{OL} = 0.5V$	150	450	μ A

MUTE, T₀~T₆ ports

Output Current	"H" Level	I _{ОН3}	_	V _{OH} = 4.5V	- 0.9	- 2.5	_	A
	"L" Level	I _{OL3}	_	$V_{OL} = 0.5V$	0.7	2.0	_	mA

P2-1~P2-4 (SO, CK, STB), P3-1~P3-2 ports

Output Current	"H" Level	I _{OH4}	_	V _{OH} = 4.0V	- 1.0	- 3.0	_	mΑ
	"L" Level	l _{OL4}	_	V _{OL} = 1.0V	1.0	3.0	1	ША

Key Input Port $(K_0 \sim K_3)$

Innut Voltage	"H" Level	V _{IH1}	_	_	3.5	_	5.0	V
	"L" Level	V _{IL1}	_		0	_	1.5	V
Pulldown Resistar	nce	R _{IN1}	_	_	50	100	150	kΩ

(Note) Items marked with * are guaranteed within the range of $V_{DD1} = V_{DD2} = 4.5 \sim 5.5 V$, $T_{a} = -40 \sim 85 ^{\circ} C$.

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
----------------	--------	----------------------	----------------	------	------	------	------

$\overline{\text{INT}}$, P2-1~P2-4 (SI), P3-1~P3-2 ports, IN1~IN2

Input Voltage	"H" Level	V _{IH1}	_	_	3.5	~	5.0	W
	"L" Level	V _{IL1}	_	_	0	~	1.5	V
Input Leak	"H" Level	l _{IH1}	_	V _{IH} = 5.0V		_	1.0	
Current	"L" Level	l _{IL1}	_	V _{IL} = 0V		_	- 1.0	μ A

DO output

Output Current	"H" Level	I _{OH5}	_	V _{OH} = 4.0V	- 1.0	- 3.0	_	mΑ
	"L" Level	lOL5	_	$V_{OL} = 1.0V$	1.0	3.0	_	IIIA
Tri-state Leak Cui	rrent	I _{TL}	_	$V_{TLH} = 5.0V$, $V_{TLL} = 0V$			± 0.1	μ A

A-D converter (DC·REF, A-D·IN)


DC·REF Built-in Ladder	<u>D.</u>			25	40	60	$\mathbf{k}\Omega$
Resistance	κL	_	_	25	40	60	K77
DC·REF Input Voltage Range	V _{REF}	_	_	1.0	~	3.0	V
Resolution	V _{RES}	_	_	_	V _{REF} / 16	_	V


IF _{IN} , X _T Input Feedback Resistance	Rf	_	_	500	1000	1500	kΩ
TEST Input Pulldown Resistance	R _{IN2}	_	_	15	30	60	kΩ

(Note) Items marked with * are guaranteed within the range of $V_{DD1} = V_{DD2} = 4.5 \sim 5.5 V$, $Ta = -40 \sim 85 ^{\circ} C$.

OUTLINE DRAWING QFP60-P-1414-0.80A

Unit: mm





Weight: 0.85g (Typ.)