



## Frequency Generator with 200MHz Differential CPU Clocks

### Recommended Application:

CK 408 clock for Almador-M mobile chipset with Tualatin PIII processor.

### Output Features:

- 3 Differential CPU Clock Pairs @ 3.3V
- 7 PCI (3.3V) @ 33.3MHz
- 3 PCI\_F (3.3V) @ 33.3MHz
- 1 USB (3.3V) @ 48MHz
- 1 DOT (3.3V) @ 48MHz
- 1 REF (3.3V) @ 14.318MHz
- 1 3V66 (3.3V) @ 66.6MHz
- 1 VCH/3V66 (3.3V) @ 48MHz or 66.6MHz
- 3 66MHz\_OUT/3V66 (3.3V) @ 66.6MHz\_IN or 66.6MHz
- 1 66MHz\_IN/3V66 (3.3V) @ Input/66MHz


### Features:

- Almador Chipset has a DLL driving the clock buffer path for the 3 buffer path 66.6 MHz outputs, 66Buf(0:2).
- **Almador board level designs MUST use pin 22, 66Buf\_1, as the feedback connection from the clock buffer path to the Almador (GMCH) chipset.**
- Supports spread spectrum modulation, down spread 0 to -0.5%.
- Efficient power management scheme through PD#, CPU\_STOP# and PCI\_STOP#.


### Key Specifications:

- CPU Output Jitter <150ps
- 3V66 Output Jitter <250ps
- 66MHz Output Jitter (Buffered Mode Only) <100ps
- CPU Output Skew <100ps

### Block Diagram



### Pin Configuration



### 56-Pin 300mil SSOP/TSSOP

\* These inputs have 150K internal pull-up resistor to VDD.

### Functionality

FS2	FS1	FS0	CPU (MHz)	3V66 (MHz)	66Buf[2:0] 3V66[4:2] (MHz)	PCI_F PCI (MHz)
0	0	0	66.66	66.66	66.66	33.33
0	0	1	100.00	66.66	66.66	33.33
0	1	0	200.00	66.66	66.66	33.33
0	1	1	133.33	66.66	66.66	33.33
1	0	0	66.66	66.66	66MHz_IN	66MHz_IN/2
1	0	1	100.00	66.66	66MHz_IN	66MHz_IN/2
1	1	0	200.00	66.66	66MHz_IN	66MHz_IN/2
1	1	1	133.33	66.66	66MHz_IN	66MHz_IN/2
Mid	0	0	Tristate	Tristate	Tristate	Tristate
Mid	0	1	TCLK/2	TCLK/4	TCLK/4	TCLK/8
Mid	1	0	Reserved	Reserved	Reserved	Reserved
Mid	1	1	Reserved	Reserved	Reserved	Reserved



### Pin Configuration

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 8, 14, 19, 26, 32, 37, 46, 50	VDD	PWR	3.3V power supply
2	X1	X2 Crystal Input	Crystal input, nominally 14.318MHz, with internal loading cap.
3	X2	X1 Crystal Output	Crystal output, nominally 14.318MHz, with internal loading cap.
7, 6, 5	PCICLK_F (2:0)	OUT	Free running PCI clock not affected by PCI_STOP# for power management as a function of the I <sup>2</sup> C stop control bits.
4, 9, 15, 20, 27, 31, 36, 41, 47	GND	PWR	Ground pins for 3.3V supply
18, 17, 16, 13, 12, 11, 10	PCICLK (6:0)	OUT	PCI clock outputs
23, 22, 21	66MHz_OUT (2:0)	OUT	66MHz buffered 66MHz_OUT from 66MHz_IN input.
	3V66 (4:2)	OUT	66MHz reference clocks, from internal VCO
24	66MHz_IN	IN	66MHz input to buffered 66MHz_OUT and PCI clocks
	3V66_5	OUT	66MHz reference clock, from internal VCO
25	PD#	IN	Invokes power-down mode. Active Low.
28	Vtt_PWRGD#	IN	This 3.3V LVTTTL input is a level sensitive strobe used to determine when FS[0:2] and MULTISEL0 inputs are valid and are ready to be sampled (active low)
29	SDATA	I/O	Data pin for I <sup>2</sup> C circuitry 5V tolerant
30	SCLK	IN	Clock pin of I <sup>2</sup> C circuitry 5V tolerant
33	3V66_0	OUT	66MHz reference clocks, from internal VCO
34	PCI_STOP#	IN	Stops all PCICLKs at logic 0 level, when input low besides the PCICLK_F clocks which are controllable by I2C bits whether they are free running or stopped by PCI_STOP.
35	3V66_1/VCH_CLK	OUT	3.3V output selectable through I <sup>2</sup> C to be 66MHz from internal VCO or 48MHz (non-SSC)
38	48MHz_DOT	OUT	48MHz output clock for DOT
39	48MHz_USB	OUT	48MHz output clock for USB
40	FS2	IN	Special 3.3V input for Mode selection
42	I REF	OUT	This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current.
43	MULTSEL0	IN	3.3V LVTTTL input for selecting the current multiplier for CPU outputs
44, 48, 51	CPUCLKC (2:0)	OUT	"Complementary" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias.
45, 49, 52	CPUCLKT (2:0)	OUT	"True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias.
53	CPU_STOP#	IN	Stops all CPUCLKs at logic 0 level, when input low. The individual CPU clocks are controllable by I2C bits whether they are free running or stopped by CPU_STOP.
55, 54	FS (1:0)	IN	Frequency select pins
56	REF	OUT	14.318MHz reference clock.

### Power Groups

**(Analog)**

VDDA = PLL1

VDD48 = 48MHz, PLL

VDDREF = VDD for Xtal, POR

**(Digital)**

VDDPCI

VDD3V66

VDDCPU



**Truth Table**

FS2	FS1	FS0	CPU (MHz)	3V66 (1:0) (MHz)	66Buff (2:0) 3V66 (4:2) (MHz)	66MHz_IN/ 3V66_5	PCI_F PCI (MHz)	REF0 (MHz)	USB/DOT (MHz)
0	0	0	66.66	66.66	66.66	66.66	33.33	14.318	48.00
0	0	1	100.00	66.66	66.66	66.66	33.33	14.318	48.00
0	1	0	200.00	66.66	66.66	66.66	33.33	14.318	48.00
0	1	1	133.33	66.66	66.66	66.66	33.33	14.318	48.00
1	0	0	66.66	66.66	66MHz_IN	Input	66MHz_IN/2	14.318	48.00
1	0	1	100.00	66.66	66MHz_IN	Input	66MHz_IN/2	14.318	48.00
1	1	0	200.00	66.66	66MHz_IN	Input	66MHz_IN/2	14.318	48.00
1	1	1	133.33	66.66	66MHz_IN	Input	66MHz_IN/2	14.318	48.00
Mid	0	0	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate	Tristate
Mid	0	1	TCLK/2	TCLK/4	TCLK/4	TCLK/4	TCLK/8	TCLK	TCLK/2
Mid	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Mid	1	1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

**Maximum Allowed Current**

<b>Condition</b>	Max 3.3V supply consumption Max discrete cap loads, Vdd = 3.465V All static inputs = Vdd or GND
<b>Powerdown Mode (PWRDWN# = 0)</b>	40mA
<b>Full Active</b>	360mA

**Host Swing Select Functions**

MULTISEL0	Board Target Trace/Term Z	Reference R, Iref = $V_{DD}/(3 \cdot R_r)$	Output Current	Voh @ Z
0	50 ohms	Rr = 221 1%, Iref = 5.00mA	Ioh = 4 * I REF	1.0V @ 50
1	50 ohms	Rr = 475 1%, Iref = 2.32mA	Ioh = 6 * I REF	0.7V @ 50

**Byte 0: Control Register**

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	54	FS0	X	R	Reflects the value of FS0 pin sampled on power up
Bit 1	55	FS1	X	R	Reflects the value of FS1 pin sampled on power up
Bit 2	40	FS2	X	R	Reflects the value of FS2 pin sampled on power up
Bit 3	34	PCI_STOP# <sup>3</sup>	X	R	Hardware mode: Reflects the value of PCI_STOP# pin sampled on PWD
			1	RW	Software mode: 0=PCICLK stopped 1=PCICLK not stopped
Bit 4	53	CPU_STOP#	X	R	Reflects the current value of the external CPU_STOP# pin
Bit 5	35	3V66_1/VCH	0	RW	VCH Select 66MHz/48MHz 0=66MHz, 1=48MHz
Bit 6	-		0		(Reserved)
Bit 7	-	Spread Enabled	0	RW	0=Spread Off, 1=Spread On

**Byte 1: Control Register**

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	52, 51	CPUCLKT0 CPUCLKC0	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 1	49, 48	CPUCLKT1 CPUCLKC1	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 2	45, 44	CPUCLKT2 CPUCLKC2	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 3	52, 51	CPUCLKT0 CPUCLKC0	0	RW	Allow control of CPUCLKT0/C0 with assertion of CPU_STOP# 0=Not free running 1=Free running
Bit 4	49, 48	CPUCLKT1 CPUCLKC1	0	RW	Allow control of CPUCLKT1/C1 with assertion of CPU_STOP# 0=Not free running 1=Free running
Bit 5	45, 44	CPUCLKT2 CPUCLKC2	0	RW	Allow control of CPUCLKT2/C2 with assertion of CPU_STOP# 0=Not free running 1=Free running
Bit 6	-	-	0	-	(Reserved)
Bit 7	43	MULTSELO	X	R	Reflects the current value of MULTSELO

**Notes:**

1. R= Read only RW= Read and Write
2. PWD = Power on Default
3. The purpose of this bit is to allow a system designer to implement PCI\_STOP functionality in one of two ways. Wither the system designer can choose to use the externally provided PCI\_STOP# pin to assert and de-assert PCI\_STOP functionality via I<sup>2</sup>C Byte 0 Bit 3.

In Hardware mode it is not allowed to write to the I<sup>2</sup>C Byte 0 Bit3. In Software mode it is not allowed to pull the external PCI\_STOP pin low. This avoids the issues related with Hardware started and software stopped PCI\_STOP conditions. The clock chip is to be operated in the Hardware or Software PCI\_STOP mode ONLY, it is not allowed to mix these modes.

In Hardware mode the I<sup>2</sup>C byte 0 Bit 3 is R/W and should reflect the status of the part. Whether or not the chip is in PCI\_STOP mode.

Functionality PCI\_STOP mode should be entered when [(PCI\_STOP#=0) or (I<sup>2</sup>C Byte 0 Bit 3 = 0)].

4. For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.



**Byte 2: Control Register**

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	10	PCICLK0	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 1	11	PCICLK1	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 2	12	PCICLK2	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 3	13	PCICLK3	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 4	16	PCICLK4	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 5	17	PCICLK5	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 6	18	PCICLK6	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 7	-	-	0	-	(Reserved)

**Byte 3: Control Register**

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	5	PCICLK_F0	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 1	6	PCICLK_F1	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 2	7	PCICLK_F2	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 3	5	PCICLK_F0	0	RW	Allow control of PCICLK_F0 with assertion of PCI_STOP#. 0=Free Running, 1=Not free running
Bit 4	6	PCICLK_F1	0	RW	Allow control of PCICLK_F1 with assertion of PCI_STOP#. 0=Free Running, 1=Not free running
Bit 5	7	PCICLK_F2	0	RW	Allow control of PCICLK_F2 with assertion of PCI_STOP#. 0=Free Running, 1=Not free running
Bit 6	39	48MHz_USB	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 7	38	48MHz_DOT	1	RW	0=Disabled 1=Enabled <sup>4</sup>

**Byte 4: Control Register**

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	21	3V66-2	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 1	22	3V66-3	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 2	23	3V66-4	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 3	24	3V66_5	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 4	35	3V66_1/VCH_CLK	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 5	33	3V66_0	1	RW	0=Disabled 1=Enabled <sup>4</sup>
Bit 6	-	-	0	R	(Reserved)
Bit 7	-	-	0	R	(Reserved)

**Notes:**

1. R= Read only RW= Read and Write
2. PWD = Power on Default
4. For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.

**Byte 5: Programming Edge Rate**  
(1 = enable, 0 = disable)

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	X	48MHz_USB	0	RW	USB edge rate cntrol
Bit 1	X	48MHz_USB	0	RW	USB edge rate cntrol
Bit 2	X	48MHz_DOT	0	RW	DOT edge rate control
Bit 3	X	48MHz_DOT	0	RW	DOT edge rate control
Bit 4	X	66MHz_OUT[2:0]	0	RW	T <sub>pd</sub> 66MHz_IN to 66MHz_OUT propagation delay control
Bit 5	X	66MHz_OUT[2:0]	0	RW	T <sub>pd</sub> 66MHz_IN to 66MHz_OUT propagation delay control
Bit 6	X	-	0	-	(Reserved)
Bit 7	X	-	0	-	(Reserved)

**Byte 6: Vendor ID Register**  
(1 = enable, 0 = disable)

Bit	Pin#	Name	PWD <sup>2</sup>	Type <sup>1</sup>	Description
Bit 0	X	Vendor ID Bit0	1	R	(Reserved)
Bit 1	X	Vendor ID Bit1	0	R	(Reserved)
Bit 2	X	Vendor ID Bit2	0	R	(Reserved)
Bit 3	X	Vendor ID Bit3	0	R	(Reserved)
Bit 4	X	Revision ID Bit0	X	R	Revision ID values will be based on individual device's revision
Bit 5	X	Revision ID Bit1	X	R	
Bit 6	X	Revision ID Bit2	X	R	
Bit 7	X	Revision ID Bit3	X	R	

**Notes:**

1. R= Read only RW= Read and Write
2. PWD = Power on Default



## Absolute Maximum Ratings

Supply Voltage . . . . . 5.5 V  
 Logic Inputs . . . . . GND –0.5 V to  $V_{DD} + 0.5$  V  
 Ambient Operating Temperature . . . . . 0°C to +70°C  
 Case Temperature . . . . . 115°C  
 Storage Temperature . . . . . –65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD} = 3.3$  V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		$V_{DD} + 0.3$	V
Input Low Voltage	$V_{IL}$		$V_{SS} - 0.3$		0.8	V
Input High Current	$I_{IH}$	$V_{IN} = V_{DD}$	-5		5	mA
Input Low Current	$I_{IL1}$	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			mA
	$I_{IL2}$	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200			
Operating Supply Current	$I_{DD3.3OP}$	$C_L =$ Full load; Select @ 100 MHz	229	240	360	mA
	$I_{DD3.3OP}$	$C_L =$ Full load; Select @ 133 MHz	220	236	360	mA
	$I_{DD3.3OP}$	$C_L =$ Full load; Select @ 200 MHz	234	245	360	mA
Powerdown Current	$I_{DD3.3PD}$	$I_{REF} = 2.32$ mA			25	mA
Input Frequency	$F_i$	$V_{DD} = 3.3$ V		14.32		MHz
Pin Inductance	$L_{pin}$				7	nH
Input Capacitance <sup>1</sup>	$C_{IN}$	Logic Inputs			5	pF
	$C_{OUT}$	Output pin capacitance			6	pF
	$C_{INX}$	X1 & X2 pins	27	36	45	pF
Transition time <sup>1</sup>	$T_{trans}$	To 1st crossing of target frequency			3	ms
Settling time <sup>1</sup>	$T_s$	From 1st crossing to 1% target frequency			3	ms
Clk Stabilization <sup>1</sup>	$T_{STAB}$	From $V_{DD} = 3.3$ V to 1% target frequency			3	ms
Delay <sup>1</sup>	$t_{PZH}, t_{PZL}$	Output enable delay (all outputs)	1		10	ns
	$t_{PHZ}, t_{PLZ}$	Output disable delay (all outputs)	1		10	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



**Electrical Characteristics - CPU**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Current Source Output Impedance	Z <sub>O</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>x</sub>	3000			Ω
Output High Voltage	V <sub>OH3</sub>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL3</sub>	I <sub>OL</sub> = 1 mA			0.4	
Rise Time	t <sub>r3</sub>	V <sub>OL</sub> = 0.175V, V <sub>OH</sub> = 0.525V	175	298	700	ps
Fall Time	t <sub>f3</sub>	V <sub>OH</sub> = 0.175V V <sub>OL</sub> = 0.525V	175	380	700	ps
Duty Cycle	d <sub>t3</sub>	V <sub>T</sub> = 50%	45	50.9	55	%
Skew	t <sub>sk3</sub>	V <sub>T</sub> = 50%		50	100	ps
Jitter, Cycle to cycle	t <sub>j<sub>cyc-cyc</sub></sub> <sup>1</sup>	V <sub>T</sub> = 50%		95	150	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

<sup>2</sup> I<sub>OWT</sub> can be varied and is selectable thru the MULTSEL pin.

**Electrical Characteristics - PCICLK**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -18mA	2.1			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 9.4mA			0.4	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH</sub> = 2.0 V			-22	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL</sub> = 0.8 V	16		57	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V			2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V			2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45		55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V			500	ps
Jitter, cycle to cyc	t <sub>j<sub>cyc-cyc</sub></sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V			500	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.





**Electrical Characteristics- 3V66 - Buffered Mode: 3V66 [1:0] 66MHz\_OUT [2:0]**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>					MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	12	33	55	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.4	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	30		38	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	0.5	1.28	2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	0.5	1.35	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	53	55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 3V66 [1:0]		109	500	ps
Jitter	t <sub>jvc-cyc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 3V66 [1:0]		132	250	ps
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 66MHz_OUT [2:0]		133	175	ps
Jitter	t <sub>additive</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 66MHz_OUT [2:0]		75	100	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - 3V66 -Un-Buffered Mode: 3V66 [5:0]**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-30 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>					MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	12	33	55	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.55	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	30		38	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	0.5	1.28	2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	0.5	1.36	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	53.1	55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		90	250	ps
Jitter	t <sub>jvc-cyc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V 3V66		128	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



**Electrical Characteristics - VCH, 48MHz DOT, 48MHz, USB**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>					MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	20	48	60	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.4	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-29		-23	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	29		27	mA
48DOT Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	0.5	677	1	ns
48DOT Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	0.5	952	1	ns
VCH 48 USB Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	1	1.11	2	ns
VCH 48 USB Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	1	1.28	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	53	55	%
Jitter	t <sub>jycyc-cyc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		194	350	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - REF**

T<sub>A</sub> = 0 - 70°C; VDD=3.3V +/-5%; C<sub>L</sub> = 10-20 pF (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F <sub>O1</sub>					MHz
Output Impedance	R <sub>DSP1</sub> <sup>1</sup>	V <sub>O</sub> = V <sub>DD</sub> *(0.5)	20	48	60	Ω
Output High Voltage	V <sub>OH</sub> <sup>1</sup>	I <sub>OH</sub> = -1 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> <sup>1</sup>	I <sub>OL</sub> = 1 mA			0.4	V
Output High Current	I <sub>OH</sub> <sup>1</sup>	V <sub>OH@MIN</sub> = 1.0 V, V <sub>OH@MAX</sub> = 3.135 V	-29		-23	mA
Output Low Current	I <sub>OL</sub> <sup>1</sup>	V <sub>OL@MIN</sub> = 1.95 V, V <sub>OL@MAX</sub> = 0.4 V	29		27	mA
Rise Time	t <sub>r1</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V	1	1.25	2	ns
Fall Time	t <sub>f1</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V	1	1.21	2	ns
Duty Cycle	d <sub>t1</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	52.2	55	%
Jitter	t <sub>jycyc-cyc</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V		675	1000	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming. For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends a dummy command code
- ICS clock will **acknowledge**
- Controller (host) sends a dummy byte count
- ICS clock will **acknowledge**
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will **acknowledge** each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Byte 6	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the **byte count**
- Controller (host) acknowledges
- ICS clock sends first byte (**Byte 0**) through **byte 6**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
	<b>Byte 6</b>
ACK	
Stop Bit	

### Notes:


1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



**Buffered Mode - 3V66[0:1], 66MHz\_IN, 66MHz\_OUT[0:2] and PCI Phase Relationship**

All 3V66 clocks are to be in phase with each other. All 66MHz\_OUT clocks are to be in phase with each other. There is NO phase relationship between the 3V66 clocks and the 66MHz\_OUT and PCI clocks. In the case where 3V66\_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66\_1/VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as Tpci.

The 66MHz\_IN to 66MHz\_OUT delay is shown in the figure below and is specified to be within a min and max propagation value.



**Group Skews at Common Transition Edges: (Buffered Mode)**


GROUP	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
3V66	3V66	3V66 (1:0) pin to pin skew	0		500	ps
66MHz_OUT	66OUT	66MHz_OUT (2:0) pin to pin skew	0		175	ps
PCI	PCI	PCI_F (2:0) and PCI (6:0) pin to pin skew	0		500	ps
66MHz_IN 66MHz_OUT	Tpd	Propogation delay from 66MHz_IN to 66MHz_OUT (2:0)	2.5		4.5	nS
66MHz_OUT to PCI	Tpci	66MHz_OUT (2:0) leads 33 MHz PCI	1.5		3.5	nS

<sup>1</sup>Guaranteed by design, not 100% tested in production.



**Un-Buffered Mode 3V66 & PCI Phase Relationship**

All 3V66 clocks are to be in pphase with each other. In the case where 3V66\_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66\_1/VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as Tpci.



**Group Skews at Common Transition Edges: (Un-Buffered Mode)**

GROUP	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
3V66	3V66	3V66 (5:0) pin to pin skew	0		500	ps
PCI	PCI	PCI_F (2:0) and PCI (6:0) pin to pin skew	0		500	ps
3V66 to PCI	S <sub>3V66-PCI</sub>	3V66 (5:0) leads 33MHz PCI	1.5		3.5	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



---

## Normal operation transition to Suspend State S1 Entry sequence of events:

1. Power-Down (PD#) pin is taken from a high to low to start into S1 Suspend state with digital filtering of the transition in the clock circuit.
2. The first clocks to be forced to a Stop Low power down condition are the PCI buffer output clocks after a full clock cycle. If the PCI\_Stop# is low, then the free-running PCI clocks (for PCI and APIC signals) are the remaining PCI buffer clocks stopped.
3. Immediately after the PCI clocks have been stopped the 66Buf\_0:2 clocks are stopped low after the next high to low transition. It will always be a sequence of PCI stopping, THEN the 66Buf clocks.
4. Following the two buffer output clocks being stopped (PCI then 66.6Buffer outputs), the remaining clocks within a short delay will transition to a stopped power-down state. The first of these driven clocks that transition to a stopped state are all of the CPU PLL clocks: the CPU and the driven 3V66 clocks.
5. After the CPU PLL clocks are stopped, the 48 MHz clocks (USB, DOT clocks) will stop low, then the REF clock 14.318 MHz clock will stop low.
6. After the clocks have all been stopped, the internal PLL stages and the Crystal oscillator will all be driven to a low power stopped condition.
7. As a note to power management calculations, please be aware that the CPU design requires that in the Power-Down (S1 mode) the CPU outputs have a differential bias voltage driving the differential input stage of the CPU in this S1 state. For this PD condition of the clock generator, the IDD\_PD is running around 30 to 45 mA from having the Iref running (5 mA), the output multiplier bias generator at a 2X condition and the output current source outputs are running at a 2xIref bias level (for approx 10 mA each CPU output). This results in a higher level of Clock generator IDD\_PD than in prior generations of clocks due to the CPU output differential requirements.

## Suspend State S1 Exit transition to normal operation sequence of events:


1. Power-Down (PD#) pin is taken from Low to High with digital filtering of the transition in the clock circuit to return to normal running operation.
2. The Crystal Oscillator and the two PLL stages are released from PD to start-up to normal operation. No clocks will operate until the Lock detect circuitry verifies the PLL has reached stable final frequency (the same as normal initial power-up).
3. The CPU PLL clocks (differential CPU outputs and the driven 3V66\_(0:1) clocks are operating first as soon as the Lock detect releases the clocks. With the release of these clocks, the single 66Buf\_1 buffer driven output (at pin 22) is also released from the PD stopped state (but NOT the other 66Buf0,2 and not the PCI outputs). This allows the GMCH chipset 66.6 MHz DLL stage to start operating and have an operating feedback path before the other buffer outputs are released. This change is why the requirement is made that pin 22 be the connection from the clock to the GMCH chipset. Note that along with the 66Buf\_0,2 and the PCI clocks, the 48 MHz and REF (14.318 MHz) clocks are also NOT released at this point.
4. A delay is built into the clock generator that allows the CPU, driven 3V66\_0,1 and the single buffer clock 66Buf\_1 (at pin 22) to operate before other clocks are released. This delay is larger than 30 uS and shorter than 400 uS, and after this the other clocks are staged for a sequential release.
5. The initial clocks released after the delay are the 66Buf\_0, 2 outputs.
6. After the 66Buf\_0,2 clocks are released, then the PCI clocks are released.
7. It will always be the sequence of 66\_1 (pin 22) released with the CPU clocks, then after the delay the remaining 66Buf\_0,2 first, THEN the PCI clocks.
8. Following the 66Buf\_0,2 clocks, the 48 MHz (DOT and USB clocks) and the REF (14.318MHz) clocks are released.
9. Note, the initial power-up time is the same as this PD release, the PLL will power-up and the outputs will be running within a 3 ms time point.



**PCI\_STOP# - Assertion (transition from logic "1" to logic "0")**

The impact of asserting the PCI\_STOP# signal will be the following. All PCI[6:0] and stoppable PCI\_F[2,0] clocks will latch low in their next high to low transition. The PCI\_STOP# setup time  $t_{SU}$  is 10 ns, for transitions to be recognized by the next rising edge.


**Assertion of PCI\_STOP# Waveforms**



**CPU\_STOP# - Assertion (transition from logic "1" to logic "0")**

The impact of asserting the CPU\_STOP# pin is all CPU outputs that are set in the I<sup>2</sup>C configuration to be stoppable via assertion of CPU\_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown. The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current values. The CPUT will be driven high with a current value equal to (MULTSELO) X (I REF), the CPUC signal will not be driven.

**Assertion of CPU\_STOP# Waveforms**



**CPU\_STOP# Functionality**

CPU_STOP#	CPUT	CPUC
1	Normal	Normal
0	$iref * Mult$	Float




**PD# - Assertion (transition from logic "1" to logic "0")**

When PD# is sampled low by two consecutive rising edges of CPU clock then all clock outputs except CPU clocks must be held low on their next high to low transition. CPU clocks must be held with the CPU clock pin driven high with a value of 2x Iref, and CPUC undriven. Note the example below shows CPU = 100MHz, this diagram and description is applicable for all valid CPU frequencies 66, 100, 133, 200MHz.

Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.


**Power Down Assertion of Waveforms - Buffered Mode**



**PD# Functionality**

CPU_STOP#	CPUT	CPUC	3V66	66MHz_OUT	PCICLK_F PCICLK	PCICLK	USB/DOT 48MHz
1	Normal	Normal	66MHz	66MHz_IN	66MHz_IN	66MHz_IN	48MHz
0	iref * Mult	Float	Low	Low	Low	Low	Low





300 mil SSOP Package

SYMBOL	In Millimeters		In Inches	
	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS
A	2.41	2.80	.095	.110
A1	0.20	0.40	.008	.016
b	0.20	0.34	.008	.0135
c	0.13	0.25	.005	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	10.03	10.68	.395	.420
E1	7.40	7.60	.291	.299
e	0.635 BASIC		0.025 BASIC	
h	0.38	0.64	.015	.025
L	0.50	1.02	.020	.040
N	SEE VARIATIONS		SEE VARIATIONS	
α	0°	8°	0°	8°

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
56	18.31	18.55	.720	.730


Reference Doc.: JEDEC Publication 95, MO-118  
10-0034


Ordering Information

ICS9250yF-38-T

Example:

ICS XXXX y F - PPP - T





6.10 mm. Body, 0.50 mm. pitch TSSOP  
(240 mil) (0.020 mil)

SYMBOL	In Millimeters		In Inches	
	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS	COMMON DIMENSIONS
A	--	1.20	--	.047
A1	0.05	0.15	.002	.006
A2	0.80	1.05	.032	.041
b	0.17	0.27	.007	.011
c	0.09	0.20	.0035	.008
D	SEE VARIATIONS		SEE VARIATIONS	
E	8.10 BASIC		0.319 BASIC	
E1	6.00	6.20	.236	.244
e	0.50 BASIC		0.020 BASIC	
L	0.45	0.75	.018	.030
N	SEE VARIATIONS		SEE VARIATIONS	
$\alpha$	0°	8°	0°	8°
aaa	--	0.10	--	.004

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
56	13.90	14.10	.547	.555

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

### Ordering Information

ICS9250yG-38-T

Example:

ICS XXXX y G - PPP - T

- Prefix  
ICS, AV = Standard Device
- Device Type (consists of 3 or 4 digit numbers)
- Revision Designator (will not correlate with datasheet revision)
- Package Type  
G = TSSOP
- Pattern Number (2 or 3 digit number for parts with ROM code patterns)
- Designation for tape and reel packaging