## Frequency Generator \& Integrated Buffers for PENTIUM ${ }^{\text {TM }}$

## General Description

The ICS9147-01 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro. Two bidirectional I/O pins (FS1,FS2) are latched at power-on to the functionality table, with FS0 selectable in real-time to toggle between conditions. The inputs provide for tristate and test mode conditions to aid in system level testing. These multiplying factors can be customized for specific applications. Glitch-free stop clockcontrols are provided for CPU clocks and BUS clocks.

High drive BUS and SDRAM outputs typically provide greater than $1 \mathrm{~V} / \mathrm{ns}$ slew rate into 30 pF loads. CPU outputs typically provide better than $1 \mathrm{~V} / \mathrm{ns}$ slew rate into 20 pF loads while maintaining $50 \pm 5 \%$ duty cycle. The REF clock outputs typically provide better than $0.5 \mathrm{~V} / \mathrm{ns}$ slew rates. Seperate buffers supply pins VDD2 allow for 3.3 V or reduced voltage swing (from 2.9 to 2.5 V ) for CPU (1:4) and IOAPIC outputs.

## Block Diagram



## Features

- Four copies of CPU clock
- Six SDRAM (3.3V TTL), usable as AGP clocks
- Seven copies of BUS clock (synchronous with CPU clock/2 or CPU/2.5 for 75 and 83.3 MHz CPU )
- CPU clocks to BUS clocks skew 1-4ns (CPU early)
- One IOAPIC clock @ 14.31818 MHz
- Two copies of Ref. clock @ 14.31818 MHz
- One each $48 / 24 \mathrm{MHz}$ (3.3 V TTL)
- This device is configured into the Mobile mode for power management of Intel 430 TX
- Ref. 14.31818 MHz Xtal oscillator input
- Separate $66 / 60 \mathrm{MHz}$ select pin (LSB of select pins)
- Separate VDD2 for four CPU and single IOAPIC output buffers to allow 2.5 V output (or Std. Vdd)
- Power Management Control Input pins
- $3.0 \mathrm{~V}-3.7 \mathrm{~V}$ supply range $w / 2.5 \mathrm{~V}$ compatible outputs
- 48-pin SSOP package

Pin Configuration


48-Pin SSOP

## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | REF2 | OUT | Reference clock output* |
|  | FS2 | IN | Logic input frequency select Bit 2* |
| 2 | REF 1 | OUT | Reference clock output* |
|  | FS 1 | IN | Logic input frequency select Bit1* |
| $\begin{gathered} 3,10,17,24,31, \\ 37,43 \end{gathered}$ | GND | PWR | Ground. |
| 4 | X1 | IN | Crystal input. Nominally 14.318 MHz . Has internal load cap. External crystal load of 30 pF to GND recommended for VDD power on faster than 2.0 ms . |
| 5 | X2 | OUT | Crystal output. Has internal load cap and feedback resistor to X1. External crystal load of 10 pF to GND recommended for VDD power on faster than 2.0 ms . |
| 7, 15, 28, 34 | VDD3 | PWR | 3.3V I/O power supply, BUS and SDRAM buffer supply. |
| 8,9,11,12,13,14,16 | BUSF, BUS(1:6) | OUT | BUS clock outputs. see select table for frequency |
| 18 | FSO | IN | Select pin for enabling 66.6 MHz or 60 MHz , or other selections in frequency select table. |
| 21, 25, 48 | VDD | PWR | Core power supply, and fixed clock power. |
| 22, 23 | 48, 24 MHz | OUT | 48, 24 MHz clock outputs |
| 26 | BUSSTOP\# | IN | Input pin to synchronously stop all BUS (1:6) clocks when pin is low. |
| 27 | CPUSTOP\# | IN | Input pin to synchronously stop all CPU and SDRAM clocks when pin is low. |
| $\begin{gathered} 36,35,33,32,30, \\ 29 \end{gathered}$ | SDRAM (1:6) | OUT | SDRAM clocks at CPU speed. See select table for frequency. Powered by VDD3. |
| 40, 46 | VDD2 | PWR | 2.5V Power Supply for CPU and IOAPIC buffers, can be tied to VDD3 for 3.3 V operation |
| 41, 42, 39,38 | CPU (1:4) | OUT | CPU clock output clocks . See select table for frequency |
| 44 | PD\# | IN | Power down logic control input. When low, powers off both PLL and all outputs forced to logic low. |
| 45 | IOAPIC | OUT | IOAPIC clock output (Freq=14.318 with nominal crystal) Powered by VDD2 supply |
| 6, 19, 20, 47 | N/C | - | Pins not internally connected. |

* Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10 Kohm resistor to program logic Hi to VDD or GND for logic low.

ICS9147-01

Functionality

| PD\# | $\begin{gathered} \text { CPU- } \\ \text { STOP\# } \end{gathered}$ | $\begin{gathered} \text { BUS- } \\ \text { STOP\# } \end{gathered}$ | $\begin{gathered} \text { FS2* } \\ \text { (at REF2) } \end{gathered}$ | $\begin{gathered} \text { FS1* } \\ \text { (at REF1) } \end{gathered}$ | $\begin{gathered} \text { FSO } \\ (\text { pin 18) } \end{gathered}$ | CPU (1:4), SDRM $(1: 6)$ $(\mathrm{MHz})$ | $\begin{array}{\|c} \hline \text { BUS (1:6) } \\ \text { BUSF } \\ \text { (MHz) } \\ \hline \end{array}$ | $\begin{aligned} & \text { 48MHz } \\ & (\mathrm{MHz}) \end{aligned}$ | $\underset{(\mathrm{MHz})}{24 \mathrm{MHz}}$ | $\begin{gathered} \text { REF (1:2), } \\ \text { IOAPIC } \\ \text { (MHz) } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 0 | 60 | 30 | 48 | 24 | 14.318 |
| 1 | 1 | 1 | 0 | 0 | 1 | 66.6 | 33.3 | 48 | 24 | 14.318 |
| 1 | 1 | 1 | 0 | 1 | 0 | 50 | 25 | 48 | 24 | 14.318 |
| 1 | 1 | 1 | 0 | 1 | 1 | 55 | 27.5 | 48 | 24 | 14.318 |
| 1 | 1 | 1 | 1 | 0 | 0 | 75 | $30^{\text {a }}$ | 48 | 24 | 14.318 |
| 1 | 1 | 1 | 1 | 0 | 1 | 83.3 | $33.3^{\text {a }}$ | 48 | 24 | 14.318 |
| 1 | 1 | 1 | 1 | 1 | 0 | REF/2 | REF/4 | REF/2 | REF/4 | REF |
| 1 | 1 | 1 | 1 | 1 | 1 | Tristate | Tristate | Tristate | Tristate | Tristate |
| 0 | 1 | 1 | X | X | X | $\begin{aligned} & \text { LOW } \\ & \text { PLL off } \end{aligned}$ | LOW | LOW <br> PLL off | LOW | $\begin{gathered} \hline \text { LOW } \\ \text { Osc Off } \end{gathered}$ |
| 1 | 0 | 1 | X | X | X | LOW | running | running | running | running |
| 1 | 1 | 0 | X | X | X | running | LOW | running | running | running |

Note a: These frequency selections are at CPU/2.5 (internal VCO/5), not synchronous CPU/2

## CPUSTOP\# Timing Diagram

CPUSTOP\# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPUSTOP\# is synchronized by the ICS9147-01. All other clocks will continue to run while the CPU and SDRAM clocks are disabled. The CPU and SDRAM clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is 0 to 1 CPU clocks and CPU clock off latency is 0 to 1 CPU clocks.


Notes:

1. All timing is referenced to the internal CPU clock.
2. CPUSTOP\# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU and SDRAM clocks inside the ICS9147-01.
3. All other clocks continue to run undisturbed.
4. PD\# and BUSSTOP\# are shown in a high (true) state.

## BUSSTOP\#Timing Diagram

BUSSTOP\# is an asynchronous input to the ICS9147-01. It is used to turn off the BUS (1:6) clocks for low power operation. BUSSTOP\# is synchronized by the ICS9147-01 internally. BUS (1:6) clocks are stopped in a low state and started with a full high pulse width guaranteed. BUS (1:6) clock on latency cycles are less than 4 CPU clocks and BUS (1:6) clock off latency is less than 4 clocks.
(Drawing shown on next page.)


Notes:

1. All timing is referenced to the Internal BUS clock (defined as inside the ICS9147 device.)
2. BUSSTOP\# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9147.
3. All other clocks continue to run undisturbed.
4. PD\# and CPUSTOP\# are shown in a high (true) state.

## PD\# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD\# is an asynchronous active low input. This signal is synchronized internal by the ICS9147-01 prior to its control action of powering down the clock synthesizer. PD\# is an asynchronous function for powering up the system. Internal clocks will not be running after the device is put in power down state. When PD\# is active (low) all clocks are driven to a low state and held prior to turning off the VCOs and the Crystal oscillator. The power on latency is guaranteed to be less than 3 mS . The power down latency is less than three CPU clock cycles. BUSSTOP\# and CPUSTOP\# are don't care signals during the power down operations.


## Notes:

1. All timing is referenced to the Internal CPU clock (defined as inside the ICS9147 device).
2. PD\# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside the ICS9147.
3. The shaded sections on the VCO and the Crystal signals indicate an active clock is being generated.

## Absolute Maximum Ratings

```
Supply Voltage
    7.0 V
Logic Inputs
GND -0.5 V to V VD +0.5 V
Ambient Operating Temperature
0.}\textrm{C}\mathrm{ to }+7\mp@subsup{0}{}{\circ}\textrm{C
Storage Temperature
-65 ' C to }+15\mp@subsup{0}{}{\circ}\textrm{C
```

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics at 3.3V

$\mathrm{V}_{\mathrm{DD}}=3.0-3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise stated

| DC Characteristics |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Input Low Voltage | VIL | Latched inputs and Fulltime inputs | - | - | 0.2 VDD | V |
| Input High Voltage | VIH | Latched inputs and Fulltime inputs | 0.7VDD | - | - | V |
| Input Low Current | IIL | VIN $=0 \mathrm{~V}$ (Fulltime inputs) | -28.0 | -10.5 | - | A |
| Input High Current | IIH | VIN=VDD (Fulltime inputs) | -5.0 | - | 5.0 | A |
| Output Low Current | IOL1a | VOL $=0.8 \mathrm{~V}$; CPU, SDRAM; VDD2 $=3.3 \mathrm{~V}$ | 19.0 | 30.0 | - | mA |
|  | IOL1b | $\mathrm{VOL}=0.8 \mathrm{~V} ; \mathrm{CPU} ; \mathrm{VDD} 2=2.5 \mathrm{~V}$ | 19.0 | 30.0 |  | mA |
| Output High Current | IOH1a | $\mathrm{VOH}=2.0 \mathrm{~V} ; \mathrm{CPU}, \mathrm{SDRAM} ; \mathrm{VDD} 2=3.3 \mathrm{~V}$ | - | -26.0 | -16.0 | mA |
|  | IOH1b | $\mathrm{VOH}=2.0 \mathrm{~V} ; \mathrm{CPU} ; \mathrm{VDD} 2=2.5 \mathrm{~V}$ |  | -12.5 | -9.5 | mA |
| Output Low Current | IOL2 | VOL $=0.8 \mathrm{~V}$; for fixed 24, 48, BUS, REF | 16.0 | 25.0 | - | mA |
| Output High Current | IOH2 | $\mathrm{VOH}=2.0 \mathrm{~V}$; for fixed 24, 48, BUS, REF | - | -22.0 | -14.0 | mA |
| Output Low Current | IOL3a | VOL $=0.8 \mathrm{~V}$; IOAPIC; VDD2 $=3.3 \mathrm{~V}$ | 19.0 | 33.0 | - | mA |
|  | IOL3b | VOL $=0.8 \mathrm{~V} ; \mathrm{IOAPIC} ; \mathrm{VDD} 2=2.5 \mathrm{~V}$ | 19.0 | 33.0 |  | mA |
| Output High Current | IOH3a | $\mathrm{VOH}=2.0 \mathrm{~V}$ for IOAPIC at $\mathrm{VDD} 2=3.3 \mathrm{~V}$ | - | -45.0 | -16.0 | mA |
|  | IOH3b | VOH $=2.0 \mathrm{~V}$; IOAPIC; VDD2 $=2.5 \mathrm{~V}$ |  | -13.0 | -10.0 | mA |
| Output Low Voltage | VOL1a | $\mathrm{IOL}=10 \mathrm{~mA} ;$ CPU, SDRAM;VDD2 $=3.3 \mathrm{~V}$ | - | 0.3 | 0.4 | V |
|  | VOL1b | $\mathrm{IOL}=10 \mathrm{~mA} ; \mathrm{CPU} ; \mathrm{VDD} 2=2.5 \mathrm{~V}$ |  | 0.3 | 0.4 | V |
| Output High Voltage | VOH1a | $\mathrm{IOH}=-10 \mathrm{~mA} ; \mathrm{CPU}$, SDRAM; VDD $=3.3 \mathrm{~V}$ | 2.4 | 2.8 | - | V |
|  | VOH1b | $\mathrm{IOH}=-10 \mathrm{~mA} ; \mathrm{CPU} ; \mathrm{VDD} 2=2.5 \mathrm{~V}$ | 1.95 | 2.1 |  | V |
| Output Low Voltage | VOL2 | $\mathrm{IOL}=8 \mathrm{~mA}$; for fixed CLKs | - | 0.3 | 0.4 | V |
| Output High Voltage | VOH2 | $\mathrm{IOH}=-8 \mathrm{~mA}$; for fixed CLKs | 2.4 | 2.8 | - | V |
| Output Low Voltage | VOL3a | $\mathrm{IOL}=10 \mathrm{~mA}$; for IOAPIC at VDD2 2.3 V | - | 0.3 | 0.4 | V |
|  | VOL3b | IOL $=10 \mathrm{~mA} ;$ IOAPIC; VDD2 $=2.5 \mathrm{~V}$ |  | 0.3 | 0.4 | V |
| Output High Voltage | VOH3a | $\mathrm{IOH}=-10 \mathrm{~mA}$; for IOAPIC at VDD2 $=3.3 \mathrm{~V}$ | 2.4 | 2.8 | - | V |
|  | VOH3b | $\mathrm{IOH}=-10 \mathrm{~mA} ;$ IOAPIC; VDD2 $=2.5 \mathrm{~V}$ | 2.0 | 2.2 | - | V |
| Supply Current | IDD | @ 66.6 MHz ; all outputs unloaded | - | 120 | 180 | mA |
| Supply Current | IDDPD | Power Down |  | 300 | 500 | A |

Note 1: Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

ICS9147-01

## Electrical Characteristics at 3.3V

$\mathrm{V}_{\mathrm{DD}}=3.0-3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$ unless otherwise stated

| AC Characteristics |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Rise Time ${ }^{1}$ | Trla | $\begin{aligned} & 20 \mathrm{pF} \text { load, } 0.8 \text { to } 2.0 \mathrm{~V} \\ & \mathrm{CPU} ; \mathrm{VDD}=3.3 \mathrm{~V} \\ & \hline \end{aligned}$ | - | 0.9 | 1.5 | ns |
| Rise Time ${ }^{1}$ | Trlb | $\begin{aligned} & \text { 20pF load, } 0.8 \text { to } 2.0 \mathrm{~V} \\ & \text { CPU; VDDL @ } 2.5 \mathrm{~V} \end{aligned}$ | - | 1.5 | 2.0 | ns |
| Fall Time ${ }^{1,3}$ | Tfl | 20 pF load, 2.0 to 0.8 V CPU; | - | 0.8 | 1.4 | ns |
| Rise Time ${ }^{1}$ | Tr2 | 30 pF load SDRAM 0.8 to 2.0 V | - | 1.0 | 1.6 | ns |
| Fall Time ${ }^{1}$ | Tf2 | 30 pF load SDRAM 2.0 to 0.8 V | - | 0.9 | 1.5 | ns |
| Rise Time ${ }^{1}$ | Tr3 | 30 pF load BUS 0.8 to 2.0 V | - | 1.2 | 2.0 | ns |
| Fall Time ${ }^{1}$ | Tf3 | 30 pF load BUS 2.0 to 0.8 V | - | 1.1 | 1.9 | ns |
| Rise Time ${ }^{1,3}$ | Tr4 | $\begin{aligned} & \text { 20pF load, } 0.8 \text { to } 2.0 \mathrm{~V} \\ & 24,48, \text { REF2, \& IOAPIC } \end{aligned}$ | - | 0.83 | 1.4 | ns |
| Rise Time ${ }^{1}$ | Tr4a | $\begin{aligned} & 45 \mathrm{pF} \text { load, } 0.8 \text { to } 2.0 \mathrm{~V}, \text { IOAPIC with } \\ & \mathrm{VDDL}=2.5 \mathrm{~V} \end{aligned}$ | - | 2.2 | 2.6 | ns |
| Fall Time ${ }^{1,3}$ | Tf4 | $\begin{aligned} & 20 \mathrm{pF} \text { load, } 2.0 \text { to } 0.8 \mathrm{~V} \\ & 24,48, \mathrm{REF} 2, \& \text { IOAPIC } \end{aligned}$ | - | 0.81 | 1.3 | ns |
| Rise Time ${ }^{1}$ | Tr5 | $\begin{aligned} & \text { Load }=45 \mathrm{pF} 0.8 \text { to } 2.0 \mathrm{~V} \text { IOAPIC } \\ & \mathrm{VDD}=3.3 \mathrm{~V} \end{aligned}$ |  | 1.6 | 2.0 | ns |
| Fall Time ${ }^{1}$ | Tf5 | $\begin{aligned} \mathrm{Load} & =45 \mathrm{pF} 2.0 \text { to } 0.8 \mathrm{~V}, \text { REF } 1 \\ \mathrm{VDD} & =3.3 \mathrm{~V} \end{aligned}$ |  | 1.6 | 2.0 | ns |
| Duty Cycle ${ }^{1}$ | Dt | 20pF load @ VOUT=1.4V | 45 | 50 | 55 | \% |
| Jitter, Cycle to Cycle ${ }^{1}$ | Tjc-c | CPU, VDD2 $=3.0$ to 3.7 V |  | 150 | 250 | ps |
| Jitter, One Sigma ${ }^{1,2}$ | Tj1s1 | CPU; Load=20pF, <br> SDRAM \& BUS Clocks Load $=30 \mathrm{pF}$ | - | 50 | 150 | ps |
| Jitter, Absolute ${ }^{1,2}$ | Tjab1 | CPU; Load=20pF, <br> SDRAM \& BUS Clocks Load $=30 \mathrm{p}$ | -250 | - | 250 | ps |
| Jitter, One Sigma ${ }^{1}$ | Tj1s2 | $\begin{aligned} & \text { REF2, 48/24MHz Load=20pF, } \\ & \text { REF1 CL }=47 \mathrm{pF} \end{aligned}$ | - | 1 | 3 | \% |
| Jitter, Absolute ${ }^{1}$ | Tjab2 | $\begin{aligned} & \text { REF2, 48/24MHz Load=20pF, } \\ & \text { REF1 CL }=47 \mathrm{pF} \end{aligned}$ | -5 | 2 | 5 | \% |
| Input Frequency ${ }^{1}$ | Fi |  | 12.0 | 14.318 | 16.0 | MHz |
| Logic Input Capacitance ${ }^{1}$ | CIN | Logic input pins | - | 5 | - | pF |
| Crystal Oscillator Capacitance ${ }^{1}$ | CINX | X1, X2 pins | - | 18 | - | pF |
| Power-on Time ${ }^{1}$ | ton | From VDD $=1.6 \mathrm{~V}$ to 1 st crossing of 66.6 MHz VDD supply ramp $<40 \mathrm{~ms}$ | - | 2.5 | 4.5 | ms |
| Clock Skew ${ }^{1}$ | Tsk1 | $\begin{aligned} & \text { CPU to CPU; Load=20pF; @1.4V } \\ & \text { (Same VDD) } \end{aligned}$ | - | 150 | 250 | ps |
| Clock Skew ${ }^{1}$ | Tsk2 | BUS to BUS; Load=20pF; @1.4V | - | 300 | 500 | ps |
| Clock Skew ${ }^{1,2}$ | Tsk3 | CPU to BUS; Load=20pF; @1.4V (CPU is early) | 1 | 2.6 | 4 | ns |
| Clock Skew ${ }^{1}$ | Tsk4 | SDRAM (@3.3V) to CPU (@2.5V) <br> ( 2.5 V CPU is late) |  | 250 | 400 | ps |

Note 1: Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
Note 2: Includes VDD2 $=2.5 \mathrm{~V}$
Note 3: $\quad \mathrm{VDD} 3=3.3 \mathrm{~V}$

## Shared Pin Operation Input/Output Pins

Pins 1 and 2 on the ICS9147-01 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm $(10 \mathrm{~K})$ resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).

## Test Mode Operation

The ICS9147-01 includes a production test verification mode of operation. This requires that the FSO and FS1 pins be programmed to a logic high and the FS2 pin be programmed to a logic low(see Shared Pin Operation section). In this mode the device will output the following frequencies.

| Pin | Frequency |
| :--- | :--- |
| REF, IOAPIC | REF |
| 48 MHz | $\mathrm{REF} / 2$ |
| 24 MHz | $\mathrm{REF} / 4$ |
| CPU, <br> SDRAM | $\mathrm{REF} / 2$ |
| BUS (1:6) | $\mathrm{REF} / 4$ |

Note: REF is the frequency of either the crystal connected between the devices X1and X2 or, in the case of a device being driven by an external reference clock, the frequency of the reference (or test) clock on the device's X1 pin.


Fig. 1


Fig. 2a


Fig. 2b

## Recommended PCB Layout for ICS9147-01



> Connection to VDD plane.
> Connection to VSS plane.
> $\otimes$ Connection to System VCC plane
> Connection to Isolated VDD plane

## NOTE:

This PCB Layout is based on a 4 layer board with an internal Ground (common) and Vcc plane. Placement of components will depend on routing of signal trace. The 0.1 uf Capacitors should be placed as close as possible to the Power pins. Placement on the backside of the board is also possible. The Ferrite Beads can be replaced with $10-150 h m$ Resistors. For best results, use a Fixed Voltage Regulator between the main (board) Vcc and the different Vdd planes.

ICS9147-01


300 mil SSOP Package

| SYMBOL | In MillimetersCOMMON DIMENSIONS |  | In InchesCOMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 2.41 | 2.80 | . 095 | . 110 |
| A1 | 0.20 | 0.40 | . 008 | . 016 |
| b | 0.20 | 0.34 | . 008 | . 0135 |
| c | 0.13 | 0.25 | . 005 | . 010 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 10.03 | 10.68 | . 395 | . 420 |
| E1 | 7.40 | 7.60 | . 291 | . 299 |
| e | 0.635 BASIC |  | 0.025 BASIC |  |
| h | 0.38 | 0.64 | . 015 | . 025 |
| L | 0.50 | 1.02 | . 020 | . 040 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0{ }^{\circ}$ | $8^{\circ}$ |


| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIIN | MAX | MIIN | MAX |
| 48 | 15.75 | 16.00 | .620 | .630 |

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

## Ordering Information

## ICS9147F-01

Example:


