## 480MHz, SOT-23, Video Buffer with Output Disable

The HA4600 is a very wide bandwidth, unity gain buffer ideal for professional video switching, HDTV, computer monitor routing, and other high performance applications. The circuit features very low power dissipation (105mW Enabled, 1mW Disabled), excellent differential gain and phase, and very high off isolation. When disabled, the output is switched to a high impedance state, making the HA4600 ideal for routing matrix equipment and video multiplexers.

The HA4600 also features fast switching and symmetric slew rates. A typical application for the HA4600 is interfacing Intersil's wide range of video crosspoint switches.

For applications requiring a tally output (enable indicator), please refer to the HA4201 data sheet.

## Pinouts



## Truth Table

| EN | OUT |
| :---: | :--- |
| 0 | High Z |
| 1 | Active |

## Features

- Micro Package Available. . . . . . . . . . . . . . . . . . . . SOT-23
- Low Power Dissipation . . . . . . . . . . . . . . . . . . . . . 105mW
- Symmetrical Slew Rates . . . . . . . . . . . . . . . . . 1700V/ $\mu \mathrm{s}$
- 0.1dB Gain Flatness . . . . . . . . . . . . . . . . . . . . . . . 250 MHz
- Off Isolation (100MHz) . . . . . . . . . . . . . . . . . . . . . . . 85dB
- Differential Gain and Phase . . . . . . 0.01\%/0.01 Degrees
- High ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . >1800V
- TTL Compatible Enable Input
- Improved Replacement for GB4600


## Applications

- Professional Video Switching and Routing
- Video Multiplexers
- HDTV
- Computer Graphics
- RF Switching and Routing
- PCM Data Routing


## Ordering Information

| PART NUMBER <br> (BRAND) | TEMP. <br> RANGE $\left({ }^{\circ}\right.$ C $)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| HA4600CP | 0 to 70 | 8 Ld PDIP | E8.3 |
| HA4600CB <br> (H4600CB) | 0 to 70 | 8 Ld SOIC | M8.15 |
| HA4600CB96 <br> (H4600CB) | 0 to 70 | 8 Ld SOIC Tape <br> and Reel | M8.15 |
| HA4600CH96 <br> (4600) | 0 to 70 | 6 Ld SOT-23 Tape <br> and Reel | P6.064 |

## Absolute Maximum Ratings

Voltage Between V+ and V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V VUPPLY
Digital Input Current (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 25 \mathrm{~mA}$
Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) . . . . 1800V
Operating Conditions
Temperature Range
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package | 130 |
| SOIC Package | 170 |
| SOT-23 Package | 210 |
| Maximum Junction Temperature (Die) | $175{ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range. | ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (SOIC and SOT-23 - Lead Tips Only) | $300^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
2. If an input signal is applied before the supplies are powered up, the input current must be limited to this maximum value.

Electrical Specifications $V_{S U P P L Y}= \pm 5 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, V_{E N}=2.0 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage |  | Full | $\pm 4.5$ | $\pm 5.0$ | $\pm 5.5$ | V |
| Supply Current ( $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ ) | $\mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}$ | 25, 70 | - | 10.5 | 13 | mA |
|  | $\mathrm{V}_{\mathrm{EN}}=2 \mathrm{~V}$ | 0 | - | - | 14.5 | mA |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | 25, 70 | - | 100 | 115 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | 0 | - | 100 | 125 | $\mu \mathrm{A}$ |
| ANALOG DC CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage Swing without Clipping | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {IN }} \pm \mathrm{V}_{\text {IO }} \pm 20 \mathrm{mV}$ | 25, 70 | $\pm 2.7$ | $\pm 2.8$ | - | V |
|  |  | 0 | $\pm 2.4$ | $\pm 2.5$ | - | V |
| Output Current |  | Full | 15 | 20 | - | mA |
| Input Bias Current |  | Full | - | 30 | 50 | $\mu \mathrm{A}$ |
| Output Offset Voltage |  | 25 | -10 | - | 10 | mV |
| Output Offset Voltage Drift (Note 3) |  | Full | - | 25 | 50 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |
| Turn-On Time |  | 25 | - | 160 | - | ns |
| Turn-Off Time |  | 25 | - | 320 | - | ns |
| DIGITAL DC CHARACTERISTICS |  |  |  |  |  |  |
| Input Logic High Voltage |  | Full | 2 | - | - | V |
| Input Logic Low Voltage |  | Full | - | - | 0.8 | V |
| EN Input Current | OV to 4V | Full | -2 | - | 2 | $\mu \mathrm{A}$ |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| Insertion Loss | $1 \mathrm{~V}_{\text {P-P }}$ | Full | - | 0.04 | 0.05 | dB |
| -3dB Bandwidth | $\mathrm{R}_{\mathrm{S}}=82 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 480 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=43 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | - | 380 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=36 \Omega, \mathrm{C}_{\mathrm{L}}=21 \mathrm{pF}$ | 25 | - | 370 | - | MHz |

Electrical Specifications $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 0.1 \mathrm{~dB}$ Flat Bandwidth | $\mathrm{R}_{\mathrm{S}}=82 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 250 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=43 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | - | 175 | - | MHz |
|  | $\mathrm{R}_{\mathrm{S}}=36 \Omega, \mathrm{C}_{\mathrm{L}}=21 \mathrm{pF}$ | 25 | - | 170 | - | MHz |
| Input Resistance |  | Full | 200 | 400 | - | $\mathrm{k} \Omega$ |
| Input Capacitance |  | Full | - | 1.0 | - | pF |
| Enabled Output Resistance |  | Full | - | 15 | - | $\Omega$ |
| Disabled Output Capacitance | $\mathrm{V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | Full | - | 2.0 | - | pF |
| Differential Gain (Note 3) | 4.43 MHz | 25 | - | 0.01 | 0.02 | \% |
| Differential Phase (Note 3) | 4.43 MHz | 25 | - | 0.01 | 0.02 | Degrees |
| Off Isolation | $\begin{aligned} & 1 \mathrm{~V}_{\mathrm{P}-\mathrm{P},} 100 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega \end{aligned}$ | Full | - | 85 | - | dB |
| Slew Rate (1.5V $\mathrm{V}_{\text {P-P }}$, +SR/-SR) | $\mathrm{R}_{\mathrm{S}}=82 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 25 | - | 1750/1770 | - | V/us |
|  | $\mathrm{R}_{\mathrm{S}}=43 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 25 | - | 1460/1360 | - | V/us |
|  | $\mathrm{R}_{\mathrm{S}}=36 \Omega, \mathrm{C}_{\mathrm{L}}=21 \mathrm{pF}$ | 25 | - | 1410/1360 | - | V/us |
| Total Harmonic Distortion (Note 3) |  | Full | - | 0.01 | 0.1 | \% |
| Disabled Output Resistance |  | Full | - | 12 | - | $\mathrm{M} \Omega$ |

NOTE:
3. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.

## AC Test Circuit



NOTE: $\mathrm{C}_{\mathrm{L}}=\mathrm{C}_{\mathrm{X}}+$ Test Fixture Capacitance.

## PC Board Layout

The frequency response of this circuit depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.
Keep input and output traces as short as possible, because trace inductance and capacitance can easily become the performance limiting items.

## Application Information

## General

The HA4600 is a unity gain buffer that is optimized for high performance video applications. The output disable function makes it ideal for the matrix element in small, high input-tooutput isolation switchers and routers. This buffer contains no feedback or gain setting resistors, so the output is a true high impedance load when the IC is disabled ( $\mathrm{EN}=0$ ). The HA4600 also excels as an input buffer for routers with a large number of outputs (i.e. each input must connect to a large number of outputs) and delivers performance superior to most video amplifiers at a fraction of the cost. As an input buffer, the HA4600's low input capacitance and high input resistance provide excellent video terminations when used with an external $75 \Omega$ resistor.

## Frequency Response

Most applications utilizing the HA4600 require a series output resistor, $R_{S}$, to tune the response for the specific load capacitance, $C_{L}$, driven. Bandwidth and slew rate degrade as $C_{L}$ increases (as shown in the Electrical Specification table), so give careful consideration to component placement to minimize trace length. As an example, -3 dB bandwidth decreases to 160 MHz for $C_{L}=100 \mathrm{pF}, R_{S}=0 \Omega$. In big matrix configurations where $\mathrm{C}_{\mathrm{L}}$ is large, better
frequency response is obtained by cascading two levels of crosspoints in the case of multiplexed outputs (see Figure 2), or distributing the load between two drivers if $C_{L}$ is due to bussing and subsequent stage input capacitance.

## Control Signals

EN - The ENABLE input is a TTL/CMOS compatible, active high input. When driven low this input forces the output to a true high impedance state and reduces the power dissipation by two orders of magnitude. The EN input has no on-chip pull-up resistor, so it must be connected to a logic high (recommend $\mathrm{V}_{+}$) if the enable function isn't utilized.

## Switcher/Router Applications

Figure 1 illustrates one possible implementation of a wideband, low power, $4 \times 4$ switcher/router. A $4 \times 4$ switcher/router allows any of the four outputs to be driven by any one of the four inputs (e.g. each of the four inputs may connect to a different output, or an input may connect to multiple outputs). This application utilizes the HA4600 for the input buffer, the HA4404 ( $4 \times 1$ crosspoint switch) as the switch matrix, and the HFA1112 (programmable gain buffer) as the gain of two output driver. Figure 2 details a $16 \times 1$ switcher (basically a 16:1 MUX) which uses the HA4600 in a cascaded stage configuration to minimize capacitive loading at each output node, thus increasing system bandwidth.

## Power Up Considerations

No signals should be applied to the analog or digital inputs before the power supplies are activated. Latch-up may occur if the inputs are driven at the time of power up. To prevent latch-up, the input currents during power up must not exceed the values listed in the Absolute Maximum Ratings.

## Intersil's Crosspoint Family

Intersil offers a variety of $1 \times 1$ and $4 \times 1$ crosspoint switches. In addition to the HA4600, the $1 \times 1$ family includes the HA4201 which is an essentially similar device that includes a Tally output (enable indicator). The $4 \times 1$ family is comprised of the HA4314, HA4404, and HA4344. The HA4314 is a 14 lead basic $4 \times 1$ crosspoint. The HA4404 is a 16 lead device with Tally outputs to indicate the selected channel. The HA4344 is a 16 lead crosspoint with synchronized control lines (A0, A1, CS). With synchronization, the control information for the next channel switch can be loaded into the crosspoint without affecting the current state. On a subsequent clock edge the stored control state effects the desired channel switch.


FIGURE 1. $4 \times 4$ SWITCHER/ROUTER APPLICATION


FIGURE 2. $16 \times 1$ SWITCHER APPLICATION

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, Unless Otherwise Specified


FIGURE 3. LARGE SIGNAL PULSE RESPONSE


FIGURE 5. FREQUENCY RESPONSE


FIGURE 4. INPUT CAPACITANCE vs FREQUENCY


FIGURE 6. GAIN FLATNESS


FIGURE 7. OFF ISOLATION

## Die Characteristics

DIE DIMENSIONS:
51 mils $\times 36$ mils $\times 19$ mils
$1290 \mu \mathrm{~m} \times 910 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu (1\%)/TiW
Thickness: Metal 1: $6 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$
Type: Metal 2: AICu (1\%)
Thickness: Metal 2: 16kÅ $\pm 1.1 \mathrm{k} \AA$

## SUBSTRATE POTENTIAL (Powered Up):

## V-

## PASSIVATION:

Type: Nitride
Thickness: 4k $\AA 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:
53

## Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China
TEL: 886-2-2515-8508
FAX: 886-2-2515-8369

