

## Low Resistance, Single 8-Channel, and Differential 4-Channel, CMOS Analog Multiplexers

The HI-1818A and HI-1828A are monolithic, high performance CMOS analog multiplexers offering built-in channel selection decoding plus an inhibit (enable) input for disabling all channels. Dielectric Isolation (DI) processing is used for enhanced reliability and performance (see Application Note 521). Substrate leakage and parasitic capacitance are much lower, resulting in extremely low static errors and high throughput rates. Low output leakage (typically 0.1nA) and low channel ON resistance ( $250\Omega$ ) assure optimum performance in low level or current mode applications.

The HI-1818A is a single-ended, 8-Channel multiplexer, while the HI-1828A is a differential 4-Channel version. Either device is ideally suited for medical instrumentation, telemetry systems, and microprocessor based data acquisition systems.

For MIL-STD-883 compliant parts, request the HI-1818A/883.

## Features

- Signal Range ..... +15V
- "ON" Resistance .....  $250\Omega$
- Input Leakage (Max) ..... 50nA
- Access Time ..... 350ns
- Power Consumption ..... 5mW
- DTL/TTL Compatible Address
- Operation ..... -55°C to 125°C

## Applications


- Data Acquisition Systems
- Precision Instrumentation
- Demultiplexing
- Selector Switch

## Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI1-1818A-2	-55 to 125	16 Ld CERDIP	F16.3
HI1-1818A-5	0 to 75	16 Ld CERDIP	F16.3
HI1-1828A-2	-55 to 125	16 Ld CERDIP	F16.3
HI3-1828A-5	0 to 75	16 Ld PDIP	E16.3

## Pinouts

HI-1818A (CERDIP)  
TOP VIEW



HI-1828A (CERDIP, PDIP)  
TOP VIEW



### Truth Tables

HI-1818A TRUTH TABLE


ADDRESS				“ON” CHANNEL
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	
L	L	L	L	1
L	L	H	L	2
L	H	L	L	3
L	H	H	L	4
H	L	L	L	5
H	L	H	L	6
H	H	L	L	7
H	H	H	L	8
X	X	X	H	None

HI-1828A TRUTH TABLE


ADDRESS			“ON” CHANNEL
A <sub>1</sub>	A <sub>0</sub>	EN	
L	L	L	1 and 5
L	H	L	2 and 6
H	L	L	3 and 7
H	H	L	4 and 8
X	X	H	None

### Functional Block Diagrams

HI-1818A




HI-1828A




### Schematic Diagrams


All N-Channel Bodies to V-  
All P-Channel Bodies to V+  
Unless Otherwise Specified



All N-Channel Bodies to V-  
All P-Channel Bodies to V+  
A2 or  $\overline{A}2$  not used for HI-1828A



All N-Channel Bodies to V-  
All P-Channel Bodies to V+  
Unless Otherwise Specified



# HI-1818A, HI-1828A

## Absolute Maximum Ratings

V+ to V- . . . . .	40V
Logic Supply Voltage . . . . .	30V
Analog Signal ( $V_{IN}$ , $V_{OUT}$ ) . . . . .	(V-) -2V to (V+) +2V
Digital Input Voltage ( $V_{EN}$ , $V_A$ ) . . . . .	(V-) to (V+)

## Operating Conditions

Temperature Ranges	
HI-1818A/HI-1828A-2 . . . . .	-55°C to 125°C
HI-1818A/HI-1828A-5 . . . . .	0°C to 75°C

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications      Supplies = +15V, -15V, +5V; $V_{AL} = 0.4V$ , $V_{AH} = 4.0V$ , Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	-2			-5			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>DYNAMIC CHARACTERISTICS</b>									
Access Time, $t_A$	Note 4	25	-	350	500	-	350	-	ns
		Full	-	-	1000	-	-	1000	ns
Break-Before-Make Delay, $t_{OPEN}$		25	-	25	-	-	100	-	ns
Enable Delay (ON), $t_{ON(EN)}$		25	-	300	500	-	300	-	ns
		Full	-	-	1000	-	-	1000	ns
Enable Delay (OFF), $t_{OFF(EN)}$		25	-	300	500	-	300	-	ns
		Full	-	-	1000	-	-	1000	ns
Settling Time	To 0.1%	25	-	1.08	-	-	1.08	-	μs
	To 0.025%	25	-	2.8	-	-	2.8	-	μs
Channel Input Capacitance, $C_S(OFF)$		25	-	4	-	-	4	-	pF
Channel Output Capacitance, $C_D(OFF)$ HI-1818A		25	-	20	-	-	20	-	pF
HI-1828A		25	-	10	-	-	10	-	pF
Input to Output Capacitance, $C_{DS}(OFF)$		25	-	0.6	-	-	0.6	-	pF
Digital Input Capacitance, $C_A$		25	-	5	-	-	5	-	pF
<b>DIGITAL INPUT CHARACTERISTICS</b>									
Input Low Threshold, $V_{AL}$		Full	-	-	0.4	-	-	0.4	V
Input High Threshold, $V_{AH}$	Note 3	Full	4.0	-	-	4.0	-	-	V
Input Leakage Current, $I_A$		Full	-	-	1	-	-	1	μA
<b>ANALOG CHANNEL CHARACTERISTICS</b>									
Analog Signal Range, $V_{IN}$		Full	-15	-	+15	-15	-	+15	V
ON Resistance, $r_{ON}$	Note 2	25	-	250	400	-	250	400	Ω
		Full	-	-	500	-	-	500	Ω
OFF Input Leakage Current, $I_{S(OFF)}$		Full	-	-	50	-	-	50	nA
ON Channel Leakage Current, $I_{D(ON)}$ HI-1818A		Full	-	-	250	-	-	250	nA
HI-1828A		Full	-	-	125	-	-	125	nA
OFF Output Leakage Current, $I_{D(OFF)}$ HI-1818A		Full	-	-	250	-	-	250	nA
HI-1828A		Full	-	-	125	-	-	125	nA

## Thermal Information

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
CERDIP Package . . . . .	85	32
PDIP Package . . . . .	90	N/A
Maximum Junction Temperature		
Ceramic Package . . . . .	175°C	
Plastic Package . . . . .	150°C	
Maximum Storage Temperature Range . . . . .		
Maximum Lead Temperature (Soldering 10s) . . . . .		

# HI-1818A, HI-1828A

## Electrical Specifications      Supplies = +15V, -15V, +5V; $V_{AL} = 0.4V$ , $V_{AH} = 4.0V$ , Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	-2			-5			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>POWER SUPPLY CHARACTERISTICS</b>									
Power Dissipation, $P_D$		Full	-	-	27.5	-	-	27.5	mW
Current, $I_+$		Full	-	-	0.5	-	-	0.5	mA
Current, $I_-$		Full	-	-	1	-	-	1	mA
Current, $I_L$		Full	-	-	1	-	-	1	mA

NOTES:

2.  $V_{OUT} = \pm 10V$ ,  $I_{OUT} = \pm 1mA$ .
3. To drive from DTL/TTL circuits, 1kΩ pull-up resistors to 5.0V supply are recommended.
4. Time measured to 90% of final output level;  $V_{OUT} = -5.0V$  to 5.0V, Digital Inputs = 0V to 4.0V.

## Test Circuits and Waveforms




FIGURE 1A. MEASUREMENT POINTS




FIGURE 1B. TEST CIRCUIT

FIGURE 1. ENABLE DELAYS




FIGURE 1C. WAVEFORMS




FIGURE 2A. MEASUREMENT POINTS




FIGURE 2B. TEST CIRCUIT

FIGURE 2. BREAK-BEFORE-MAKE DELAY




FIGURE 2C. WAVEFORMS





FIGURE 3. ON RESISTANCE vs ANALOG INPUT VOLTAGE





FIGURE 4. ON CHANNEL CURRENT vs VOLTAGE






FIGURE 5. LEAKAGE CURRENTS vs TEMPERATURE



† Similar connection for HI-1828A.




FIGURE 6. ACCESS TIME

## Die Characteristics

### DIE DIMENSIONS:

67.7 mils x 103.5 mils

### METALLIZATION:

Type: CuAl

Thickness:  $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

### PASSIVATION:

Type: Nitride/Silox


Thickness: Silox:  $12\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$ , Nitride:  $3.5\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

### WORST CASE CURRENT DENSITY:


$1.43 \times 10^5 \text{ A/cm}^2$  at 25mA


## Metallization Mask Layout

HI-1818A



HI-1828A




**Dual-In-Line Plastic Packages (PDIP)****NOTES:**

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and  $e_A$  are measured with the leads constrained to be perpendicular to datum  $-C-$ .
7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

**E16.3 (JEDEC MS-001-BB ISSUE D)  
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
$e_A$	0.300 BSC		7.62 BSC		6
$e_B$	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	16		16		9

Rev. 0 12/93

**Ceramic Dual-In-Line Frit Seal Packages (CERDIP)**

## NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- Dimension Q shall be measured from the seating plane to the base plane.
- Measure dimension S1 at all four corners.
- N is the maximum number of terminal positions.
- Dimensioning and tolerancing per ANSI Y14.5M - 1982.
- Controlling dimension: INCH.

**F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A)  
16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	5
E	0.220	0.310	5.59	7.87	5
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
$\alpha$	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2, 3
N	16		16		8

Rev. 0 4/94

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site [www.intersil.com](http://www.intersil.com)

**Sales Office Headquarters****NORTH AMERICA**

Intersil Corporation  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (321) 724-7000  
FAX: (321) 724-7240

**EUROPE**

Intersil SA  
Mercure Center  
100, Rue de la Fusée  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

**ASIA**

Intersil Ltd.  
8F-2, 96, Sec. 1, Chien-kuo North,  
Taipei, Taiwan 104  
Republic of China  
TEL: 886-2-2515-8508  
FAX: 886-2-2515-8369