

MAXIM

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

General Description

The MAX4717/MAX4718 low-voltage, low on-resistance (R_{ON}), dual single-pole/double throw (SPDT) analog switches operate from a single +1.8V to +5.5V supply. These devices are designed for USB 1.1 and audio switching applications.

The MAX4717 features two 4.5Ω R_{ON} (max) SPDT switches with 1.2Ω flatness and 0.3Ω matching between channels. The MAX4718 features one 4.5Ω R_{ON} (max) SPDT switch and one 20Ω R_{ON} (max) SPDT switch. The 20Ω switch has a guaranteed matching and flatness of 0.4Ω and 1.2Ω, respectively. These switches offer break-before-make switching (1ns) with $t_{ON} < 80$ ns and $t_{OFF} < 40$ ns at +2.7V. The digital logic inputs are +1.8V logic compatible with a +2.7V to +3.6V supply.

These switches are packaged in a chip-scale package (UCSP™), significantly reducing the required PC board area. The chip occupies only a 2.0mm × 1.50mm area and has a 4 × 3 bump array with a bump pitch of 0.5mm. These switches are also available in a 10-pin μMAX package.

Applications

- USB 1.1 Signal Switching Circuits
- Battery-Operated Equipment
- Audio/Video-Signal Routing
- Headphone Switching
- Low-Voltage Data-Acquisition Systems
- Sample-and-Hold Circuits
- Cell Phones
- PDAs

UCSP is a trademark of Maxim Integrated Products, Inc.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Features

- ♦ USB 1.1 Signal Switching Compliant
- ♦ 2ns (max) Differential Skew
- ♦ -3dB Bandwidth: >300MHz
- ♦ Low 15pF On-Channel Capacitance
- ♦ Single-Supply Operation from +1.8V to +5.5V
- ♦ 4.5Ω R_{ON} (max) Switches (MAX4717/MAX4718)
0.3Ω (max) R_{ON} Match (+3.0V Supply)
1.2Ω (max) Flatness (+3.0V Supply)
- ♦ 20Ω R_{ON} (max) Switch (MAX4718)
0.4Ω (max) R_{ON} Match (+3.0V Supply)
1.2Ω (max) Flatness (+3.0V Supply)
- ♦ Rail-to-Rail® Signal Handling
- ♦ High Off-Isolation: -55dB (10MHz)
- ♦ Low Crosstalk: -80dB (10MHz)
- ♦ Low Distortion: 0.03%
- ♦ +1.8V CMOS-Logic Compatible
- ♦ <0.5nA Leakage Current at +25°C


Ordering Information

PART	TEMP RANGE	PIN/BUMP-PACKAGE	TOP MARK
MAX4717EUB	-40°C to +85°C	10 μMAX	—
MAX4717EBC-T*	-40°C to +85°C	12 UCSP-12	ABH
MAX4718EUB	-40°C to +85°C	10 μMAX	—
MAX4718EBC-T*	-40°C to +85°C	12 UCSP-12	ABI

Note: UCSP package requires special solder temperature profile described in the Absolute Maximum Ratings section.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. See the UCSP reliability notice in the UCSP Reliability section of this data sheet for more information.

Pin Configurations/Functional Diagrams/Truth Tables

**MAXIM**

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

MAX4717/MAX4718

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND)

V+, IN.....	-0.3V to +6.0V
COM_, NO_, NC_ (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current COM_, NO_, NC_	±100mA
Peak Current COM_, NO_, NC_ (pulsed at 1ms, 10% duty cycle).....	±200mA
Continuous Power Dissipation (TA = +70°C) 10-Pin μMAX (derate 5.6mW/°C above +70°C)	444mW
12-Bump UCSP (derate 11.4mW/°C above +70°C)	909mW

ESD Method 3015.7	>2kV
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) (Note 2)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C

Note 1: Signals on COM_, NO_, or NC_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry standard specification, JEDEC 020A, paragraph 7.6, table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +2.7V to +3.6V, VIH = +1.4V, Vil = +0.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at V+ = +3.0V, TA = +25°C, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Analog Signal Range	VCOM_, VNO_, VNC_		TMIN to TMAX	0	V+	V	
ANALOG SWITCH (Low RON—MAX4717/MAX4718 SPDT 1)							
On-Resistance (Note 5)	RON	V+ = 2.7V, ICOM_ = 10mA; VNO_ or VNC_ = 1.5V	+25°C	3.0	4.5		Ω
			TMIN to TMAX		5		
On-Resistance Match Between Channels (Notes 5, 6)	ΔRON	V+ = 2.7V, ICOM_ = 10mA; VNO_ or VNC_ = 1.5V	+25°C	0.1	0.3		Ω
			TMIN to TMAX		0.4		
On-Resistance Flatness (Note 7)	RFLAT(ON)	V+ = 2.7V, ICOM_ = 10mA; VNO_ or VNC_ = 1.0V, 1.5V, 2.0V	+25°C	0.6	1.2		Ω
			TMIN to TMAX		1.5		
NO_, NC_ Off-Leakage Current (Note 8)	INO_(OFF), INC_(OFF)	V+ = 3.6V, VCOM_ = 0.3V, 3.3V; VNO_ or VNC_ = 3.3V, 0.3V	+25°C	-0.5	+0.01	+0.5	nA
			TMIN to TMAX	-1		+1	
COM_ On-Leakage Current (Note 8)	ICOM_(ON)	V+ = 3.6V, VCOM_ = 0.3V, 3.3V; VNO_ or VNC_ = 0.3V, 3.3V, or floating	+25°C	-1	+0.01	+1	nA
			TMIN to TMAX	-2		+2	
ANALOG SWITCH (High RON—MAX4718 SPDT 2)							
On-Resistance (Note 5)	RON	V+ = 2.7V, ICOM_ = 10mA; VNO_ or VNC_ = 1.5V	+25°C	15	20		Ω
			TMIN to TMAX		25		

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

($V_+ = +2.7V$ to $+3.6V$, $V_{IH} = +1.4V$, $V_{IL} = +0.5V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_+ = +3.0V$, $T_A = +25^\circ C$, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
On-Resistance Match Between Channels (Notes 5, 6)	ΔR_{ON}	$V_+ = 2.7V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 1.5V$	+25°C	0.15	0.4		Ω
			T_{MIN} to T_{MAX}			0.5	
On-Resistance Flatness (Note 7)	$R_{FLAT(ON)}$	$V_+ = 2.7V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 1.0V$, 1.5V, 2.0V	+25°C	0.6	1.2		Ω
			T_{MIN} to T_{MAX}			1.5	
NO __ , NC __ Off-Leakage Current (Note 8)	$I_{NO_}(OFF)$, $I_{NC_}(OFF)$	$V_+ = 3.6V$, $V_{COM_} = 0.3V$, 3.3V; $V_{NO_}$ or $V_{NC_} = 3.3V$, 0.3V	+25°C	-0.5	+0.01	+0.5	nA
			T_{MIN} to T_{MAX}	-1		+1	
COM __ On-Leakage Current (Note 8)	$I_{COM_}(ON)$	$V_+ = 3.6V$, $V_{COM_} = 0.3V$, 3.3V; $V_{NO_}$ or $V_{NC_} = 0.3V$, 3.3V, or floating	+25°C	-1	+0.01	+1	nA
			T_{MIN} to T_{MAX}	-2		+2	
DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	$V_{NO_}$, $V_{NC_} = 1.5V$; $R_L = 300\Omega$, $C_L = 35pF$, Figure 1; $V_{IH} = 1.5V$, $V_{IL} = 0V$	+25°C	40	80		ns
			T_{MIN} to T_{MAX}			100	
Turn-Off Time	t _{OFF}	$V_{NO_}$, $V_{NC_} = 1.5V$; $R_L = 300\Omega$, $C_L = 35pF$, Figure 1; $V_{IH} = 1.5V$, $V_{IL} = 0V$	+25°C	20	40		ns
			T_{MIN} to T_{MAX}			50	
Break-Before-Make Time Delay (Note 8)	t _{BBM}	$V_{NO_}$, $V_{NC_} = 1.5V$; $R_L = 300\Omega$, $C_L = 35pF$, Figure 2	+25°C	8			ns
			T_{MIN} to T_{MAX}	1			
Skew (Note 8)	t _{SKEW}	$R_S = 39\Omega$, $C_L = 50pF$, Figure 3	T_{MIN} to T_{MAX}	0.15	2		ns
Charge Injection	Q	$V_{GEN} = 1.5V$, $R_{GEN} = 0\Omega$, $C_L = 1.0nF$, Figure 4	+25°C	5			pC
Off-Isolation	V _{ISO}	f = 10MHz; $V_{NO_}$, $V_{NC_} = 1V$ P-P; $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C		-55		dB
		f = 1MHz; $V_{NO_}$, $V_{NC_} = 1V$ P-P; $R_L = 50\Omega$, $C_L = 5pF$, Figure 5			-80		
Crosstalk (Note 9)	V _{CT}	f = 10MHz; $V_{NO_}$, $V_{NC_} = 1V$ P-P; $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C		-80		dB
		f = 1MHz; $V_{NO_}$, $V_{NC_} = 1V$ P-P; $R_L = 50\Omega$, $C_L = 5pF$, Figure 5			-110		
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C	>300			MHz
Total Harmonic Distortion	THD	$V_{COM} = 2V$ P-P, $R_L = 600\Omega$	+25°C	0.03			%
NO __ , NC __ Off-Capacitance	$C_{NO_}(OFF)$, $C_{NC_}(OFF)$	f = 1MHz, Figure 6	+25°C	9			pF

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

($V_+ = +2.7V$ to $+3.6V$, $V_{IH} = +1.4V$, $V_{IL} = +0.5V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_+ = +3.0V$, $T_A = +25^\circ C$, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Switch On-Capacitance	$C_{(ON)}$	$f = 1MHz$, Figure 6	$+25^\circ C$		15		pF
DIGITAL I/O							
Input Logic High Voltage	V_{IH}		T_{MIN} to T_{MAX}	1.4			V
Input Logic Low Voltage	V_{IL}		T_{MIN} to T_{MAX}		0.5		V
Input Leakage Current	I_{IN}	$V_+ = +3.6V$, $V_{IN_} = 0$ or $5.5V$	T_{MIN} to T_{MAX}	-100		+100	nA
POWER SUPPLY							
Power-Supply Range	V_+		T_{MIN} to T_{MAX}	1.8		5.5	V
Supply Current	I_+	$V_+ = +5.5V$, $V_{IN_} = 0V$ or V_+	T_{MIN} to T_{MAX}		1		µA

ELECTRICAL CHARACTERISTICS—Single +5V Supply

($V_+ = +4.2V$ to $+5.5V$, $V_{IH} = +2.0V$, $V_{IL} = +0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_+ = +5.0V$, $T_A = +25^\circ C$, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Analog Signal Range	$V_{COM_}$, $V_{NO_}$, $V_{NC_}$		T_{MIN} to T_{MAX}	0		V_+	V
ANALOG SWITCH (Low RON—MAX4717/MAX4718 SPDT 1)							
On-Resistance (Note 5)	R_{ON}	$V_+ = 4.2V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 3.5V$	$+25^\circ C$	1.7	3		Ω
			T_{MIN} to T_{MAX}		3.5		
On-Resistance Match Between Channels (Notes 5, 6)	ΔR_{ON}	$V_+ = 4.2V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 3.5V$	$+25^\circ C$	0.1	0.3		Ω
			T_{MIN} to T_{MAX}		0.4		
On-Resistance Flatness (Note 7)	$R_{FLAT(ON)}$	$V_+ = 4.2V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 1.0V$, $2.0V$, $3.5V$	$+25^\circ C$	0.4	1.2		Ω
			T_{MIN} to T_{MAX}		1.5		
NO __ , NC __ Off-Leakage Current (Note 8)	I_{NO_OFF} , I_{NC_OFF}	$V_+ = 5.5V$; $V_{COM_} = 1.0V$, $4.5V$; $V_{NO_}$ or $V_{NC_} = 1.0V$, $4.5V$	$+25^\circ C$	-0.5	+0.01	+0.5	nA
			T_{MIN} to T_{MAX}	-1		+1	
COM __ On-Leakage Current (Note 8)	I_{COM_ON}	$V_+ = 5.5V$; $V_{COM_} = 1.0V$, $4.5V$; $V_{NO_}$ or $V_{NC_} = 1.0V$, $4.5V$, or floating	$+25^\circ C$	-1	+0.01	+1	nA
			T_{MIN} to T_{MAX}	-2		+2	

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

($V_+ = +4.2V$ to $+5.5V$, $V_{IH} = +2.0V$, $V_{IL} = +0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_+ = +5.0V$, $T_A = +25^\circ C$, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH (High Ron—MAX4718 SPDT 2)							
On-Resistance (Note 5)	RON	$V_+ = 4.2V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 3.5V$	+25°C	12	20		Ω
			T_{MIN} to T_{MAX}			25	
On-Resistance Match Between Channels (Notes 5, 6)	ΔRON	$V_+ = 4.2V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 3.5V$	+25°C	0.15	0.4		Ω
			T_{MIN} to T_{MAX}			0.5	
On-Resistance Flatness (Note 7)	RFLAT(ON)	$V_+ = 4.2V$, $I_{COM_} = 10mA$; $V_{NO_}$ or $V_{NC_} = 1.0V, 2.0V, 4.5V$	+25°C	0.4	1.2		Ω
			T_{MIN} to T_{MAX}			1.5	
NO __ , NC __ Off-Leakage Current (Note 8)	I _{NO_(OFF)} , I _{NC_(OFF)}	$V_+ = 5.5V$; $V_{COM_} = 1.0V, 4.5V$; $V_{NO_}$ or $V_{NC_} = 1.0V, 4.5V$	+25°C	-0.5	+0.01	+0.5	nA
			T_{MIN} to T_{MAX}	-1		+1	
COM __ On-Leakage Current (Note 8)	I _{COM_(ON)}	$V_+ = 5.5V$, $V_{COM_} = 1.0V, 4.5V$; $V_{NO_}$ or $V_{NC_} = 1.0V, 4.5V$, or floating	+25°C	-1	+0.01	+1	nA
			T_{MIN} to T_{MAX}	-2		+2	
DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	$V_{NO_}, V_{NC_} = 3.0V$; $R_L = 300\Omega$, $C_L = 35pF$, Figure 1	+25°C	30	80		ns
			T_{MIN} to T_{MAX}			100	
Turn-Off Time	t _{OFF}	$V_{NO_}, V_{NC_} = 3.0V$; $R_L = 300\Omega$, $C_L = 35pF$, Figure 1	+25°C	20	40		ns
			T_{MIN} to T_{MAX}			50	
Break-Before-Make Time Delay (Note 8)	t _{BBM}	$V_{NO_}, V_{NC_} = 3.0V$; $R_L = 300\Omega$, $C_L = 35pF$, Figure 2	+25°C	8			ns
			T_{MIN} to T_{MAX}	1			
Skew (Note 8)	t _{SKEW}	$R_S = 39\Omega$, $C_L = 50pF$, Figure 3	T_{MIN} to T_{MAX}	0.15	2		ns
DIGITAL I/O							
Input Logic High Voltage	V _{IH}		T_{MIN} to T_{MAX}	2.0			V
Input Logic Low Voltage	V _{IL}		T_{MIN} to T_{MAX}			0.8	V
Input Leakage Current	I _{IN}	$V_+ = 5.5V$, $V_{IN_} = 0V$ or V_+	T_{MIN} to T_{MAX}	-100		+100	nA

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

($V_+ = +4.2V$ to $+5.5V$, $V_{IH} = +2.0V$, $V_{IL} = +0.8V$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_+ = +5.0V$, $T_A = +25^\circ C$, unless otherwise noted.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
POWER SUPPLY							
Power-Supply Range	V_+		T_{MIN} to T_{MAX}	1.8	5.5		V
Supply Current	I_+	$V_+ = 5.5V$, $V_{IN_} = 0V$ or V_+	T_{MIN} to T_{MAX}		1		μA

Note 3: UCSP parts are 100% tested at $+25^\circ C$ only, and guaranteed by design over the specified temperature range. μ MAX parts are 100% tested at T_{MAX} and guaranteed by design over the specified temperature range.

Note 4: The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value is a maximum.

Note 5: Guaranteed by design for UCSP parts.

Note 6: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.




Note 7: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Note 8: Guaranteed by design.

Note 9: Between any two switches.

Typical Operating Characteristics

($T_A = +25^\circ C$, unless otherwise noted.)












4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)










MAX4717/MAX4718



4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)




4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Typical Operating Characteristics (continued)


($T_A = +25^\circ\text{C}$, unless otherwise noted.)

MAX4717/MAX4718


RISE TIME TO FALL TIME MISMATCH vs. TEMPERATURE




SKEW vs. SUPPLY VOLTAGE




SKEW vs. TEMPERATURE




FREQUENCY RESPONSE




FREQUENCY RESPONSE



TOTAL HARMONIC DISTORTION vs. FREQUENCY



TOTAL HARMONIC DISTORTION vs. FREQUENCY



4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Pin Description

PIN		NAME	FUNCTION
UCSP	µMAX		
A1	7	NC2	Analog Switch 2—Normally Closed Terminal
A2	8	IN2	Digital Control Input for Analog Switch 2
A3	9	COM2	Analog Switch 2—Common Terminal
A4	10	NO2	Analog Switch 2—Normally Open Terminal
B1	6	GND	Ground
B4	1	V+	Positive-Supply Voltage Input
C1	5	NC1	Analog Switch 1—Normally Closed Terminal
C2	4	IN1	Digital Control Input for Analog Switch 1
C3	3	COM1	Analog Switch 1—Common Terminal
C4	2	NO1	Analog Switch 1—Normally Open Terminal

Detailed Description

The MAX4717/MAX4718 high-speed, low-voltage, low on-resistance (R_{ON}), dual SPDT analog switches operate from a single +1.8V to +5.5V supply. The switches feature break-before-make switching operation and fast switching speeds ($t_{ON} = 80\text{ns}$ (max), $t_{OFF} = 40\text{ns}$ (max)).

These switches have low 15pF on-channel capacitance, which allows for 12Mbps switching of the data signals for USB 1.0/1.1 applications. The MAX4717 is designed to switch D+ and D- USB signals with a guaranteed skew of less than 2ns (see Figure 4) as measured from 50% of the input signal to 50% of the output signal.

Applications Information

Digital Control Inputs

The MAX4717/MAX4718 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, IN_ can be driven low to GND and high to +5.5V allowing for mixing of logic levels in a system. Driving the control logic inputs rail-to-rail minimizes power consumption. For a +3V supply voltage, the logic thresholds are 0.5V (low) and 1.4V (high); for a

+5V supply voltage, the logic thresholds are 0.8V (low) and 2.0V (high).

Analog Signal Levels

The on-resistance of the MAX4717/MAX4718 changes very little for analog input signals across the entire supply voltage range (see the *Typical Operating Characteristics*). The switches are bidirectional, so the NO_, NC_, and COM_ pins can be either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current-limited.

UCSP Package Considerations

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Chip-Scale Package).

UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

Chip Information

TRANSISTOR COUNT: 235

PROCESS: BiCMOS

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams

MAX4717/MAX4718




Figure 1. Switching Time




Figure 2. Break-Before-Make Interval

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams (continued)




Figure 3. Output Signal Skew

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5. On-Loss, Off-Isolation, and Crosstalk





Figure 6. Channel Off/On-Capacitance

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)




12L UCSP 4x3 EPS

4.5Ω/20Ω, 300MHz Bandwidth, Dual SPDT Analog Switches in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



10LUMAX.EPS



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 15