INTEGRATED CIRCUITS

DATA SHEET

87C652/87C654 80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

Product specification
Replaces data sheets 87C652 of 1998 May 01 and 87C654 of 1998 May 01 IC20 Data Handbook





80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

DESCRIPTION

The 87C652/87C654 single-chip 8-Bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C652/87C654 has the same instruction set as the 80C51. Three versions of the derivative exist:

80C652—ROMIess 83C652/83C654—8 Kbyte, 16 Kbyte ROM 87C652/87C654—8 Kbyte, 16 Kbyte OTP

The ROMless and ROM are in separate datasheets.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C654 contains a non-volatile $16k \times 8$ EPROM and the 87C652 contains an $8k \times 8$ EPROM. Both have a volatile 256×8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C652/87C654 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16 MHz crystal, 58% of the instructions are executed in 0.75 μs and 40% in 1.5 μs . Multiply and divide instructions require 3 μs .



FEATURES

- 80C51 central processing unit
- 16k x 8 EPROM or 8k x 8 EPROM expandable externally to 64k bytes
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
 - Idle mode
 - Power-down mode
- Extended temperature range
- OTP package available
- Two speed ranges
 - 16 MHz
 - 20 MHz

PIN CONFIGURATIONS




ORDERING INFORMATION

EPROM	EPROM TEMPERATURE RANGE °C AND PACKAGE		Drawing Number
S87C654-4N40	0 to +70, Plastic Dual In-line Package	16	SOT129-1
S87C654-4A44	0 to +70, Plastic Leaded Chip Carrier	16	SOT187-2
S87C654-4B44	0 to +70, Plastic Quad Flat Pack	16	SOT307-2
S87C654-5N40	-40 to +85, Plastic Dual In-line Package	16	SOT129-1
S87C654-5A44	-40 to +85, Plastic Leaded Chip Carrier	16	SOT187-2
S87C654-5B44	-40 to +85, Plastic Quad Flat Pack	16	SOT307-2
S87C654-7N40	0 to +70, Plastic Dual In-line Package	20	SOT129-1
S87C654-7A44	0 to +70, Plastic Leaded Chip Carrier	20	SOT187-2
S87C652-4N40	0 to +70, Plastic Dual In-line Package	16	SOT129-1
S87C652-4A44	0 to +70, Plastic Leaded Chip Carrier	16	SOT187-2
S87C652-4B44	0 to +70, Plastic Quad Flat Pack	16	SOT307-2
S87C652-5A44	-40 to +85, Plastic Leaded Chip Carrier	16	SOT187-2


NOTES:

1. For ROM see 83C654 data sheet and 83C652/80C652 data sheet

BLOCK DIAGRAM




LOGIC SYMBOL




80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



87C652/87C654

PIN DESCRIPTIONS

Indicated can be used as high-impedance inputs. Port 0 is also the multiplized two-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87CSS4. External pull-ups, are required during program verification in the 87CSS4. External pull-ups, are required during program verification in the 87CSS4. External pull-ups, are required during program verification in the 87CSS4. External pull-ups, are required during program verification in the 87CSS4. External pull-ups, are required during program verification in the 87CSS4. External pull-ups, are required during program and pull-ups, and the section of the internal pull-ups, for 1 pins that are externally byte internal pull-ups and can be used as inputs. As inputs, and are settlement of the section of the program memory verification. P1.6 7 8 9 3 V/O SCI: PC-ous serial port dock line. SCI: PC-ous serial port dock		PII	N NUMB	ER					
Voc. 40 44 38 I Power Supply: This is the power supply voltage for normal, idle, and power-down operation. PRO-0-0.7 39-32 43-36 37-30 I/O Port 0: Fort 0 is an open-drain, bidirectional I/O port. Port 0: pins that have 1s written to them for address and data bus during accesses to external program and data memory. In this address and data bus during accesses to external program and data memory. In this address and data bus during accesses to external program and data memory. In this address and data bus during accesses to external program and data memory. In this program verification in the 87C654. External pull-ups are required during brogram verification in the 87C654 is stemal pull-ups are required during the required and can be used as inputs. As inputs, port 1 pins that are externally pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally being pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pering the port 2 pins that are externally pering pull-ups and can be used as inputs. As inputs, port	MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION			
Voc 40 44 38 I Power Supply: This is the power supply voltage for normal, idle, and power-down operation. PRO-0-0.7 39-32 43-36 37-30 I/O Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 is also the multiplexed flow-order address and data bus during accesses to external program and data memory. In this and can be used as high-impedance inputs. Port 0 is also the multiplexed flow-order address and data bus during accesses to external program and data memory. In this and data to all the strong internal pull-ups are required during 1.5 prof. 1 so an object to the 97-054. External pull-ups are required during 1.5 prof. 1 so an object to the 97-054. External pull-ups are required during 1.5 prof. 1 so an object to the internal pull-ups. Port 1 so and 1.5 program verification. Prof. 1 8 2 I/O Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1 swittlen to them are pulled high by the internal pull-ups. (See DC Electrical Characteristics: Ig.). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include: Prof. 2 1-28 24-31 18-25 I/O Prof. Port 2 pins a Pacific bid prof. Prof. Prof. 2 pins that have 1 switten to them are pulled high by the internal pull-ups. Port 2 pins that have 1 switten to them are pulled high by the internal pull-ups. Port 2 pins that have 1 switten to them are pulled high by the internal pull-ups. Port 2 pins that are externally being pull-ups. (See DC Electrical Characteristics: Ig.). Port 2 emits the high-order address by during fetches from external program memory and under a consession of the internal pull-ups. Port 2 pins that are externally being pulled low will source current because by the winternal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: Ig.). Port 2 emits the high-order address by white the pull-ups	Vss	20	22	16	1	Ground: 0 V reference.			
P0.0-0.7 39-32 43-36 37-30 VO Port 0: Port 0: is an open-drain, bidirectional I/O port. Port 0: is also the multipliexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during program verification in the 87C654. External pull-ups are required during program verification in the 87C654. External pull-ups are required during program verification in the 87C654. External pull-ups are required during program verification. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups. (Both of the pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (Both of the pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (Both of the pull-ups) and can be used as inputs. As inputs, port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to the mare pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to the port 2 pins that are externally being pulled will be port 2 pins that are externally being pulled by a pull-ups. Port 2 pins that have 1s written to them are		40		38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.			
which are open drain. Port 1 pins that have 1 s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include: SCL: ² C-bus serial port clock line. SCL: ² C-bus serial port clock line. SDL: ² C-bus serial port clock line. SDL: ² C-bus serial port clock line. SDL: ² C-bus serial port data line. Port 2: Port 2; Bort 2; is an 8-bit bidificetional Op ort with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups when entiting 1s. During accesses to external data memory that use 8-bit addresses (MOV @ RI), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidificational Op port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, or 3 pins that a tree externally being pulled tow will internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, or 3 pins that a tree externally being pulled tow will internal pull-ups. Port 3 also serves the special features of the 80C51 family, as itset below: RST 9 10 4 I T 10 (9.3.): Timer 0 external input 1 T (9.3.): Timer 0 external limput 1 T (9.3.): Timer 0 external limput 1 T (9.3.): Timer 0 external limput 1 T (9.3.):	P0.0–0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during			
P1.7 8 9 3 I/O SDA: IPC-bus serial port data line. P2.0-P2.7 21-28 24-31 18-25 I/O Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}). Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups (See DC Electrical Characteristics: I _{II}). Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Port 3 pins that have 1s educates (MOV &RI), port 2 emits the contents of the P2 special function register. P3.0-P3.7 10-17 11, 5, 13-19 7-13 I/O Port 3: Port 3	P1.0-P1.7			1–3		which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:			
written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II} .). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DFTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @DFTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @RI), port 2 emits the contents of the P2 special function register. P3.0-P3.7 P3.19 P3-13 P5-7-13 P5-713 P6-713 P7-13 P7-14 P7-15 P7-15 P7-15 P7-17 P7-17 P7-18 P7-18 P7-19 P7	P1.6 P1.7								
written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low list source current because of the pull-ups. (See DC Electrical Characteristics: I _{II}). Port 3 also serves the special features of the 80C51 family, as listed below: 10	P2.0-P2.7	21–28	24–31	18–25	I/O	written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit			
10	P3.0-P3.7	10–17	11, 13–19		I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{II}). Port 3 also serves the special features of the 80C51			
12		10	11	5	1				
13 15 9 1 INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RST 19 13 O Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} . ALE/PROG 30 33 27 I/O Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory. PSEN is activated twice each machine cycle, except that two PSEN activated ouring fetches from internal program memory. EAVPP 31 35 29 I External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75 V programming supply Voltage (V _{PP}) during EPROM programming. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		11	13	7	0	TxD (P3.1): Serial output port			
14					- 1				
15				· ·					
16									
RST 9 10 4 I Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} . ALE/PROG 30 33 27 I/O Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programmemory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EA/V _{PP} 31 35 29 I External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75 V programming supply voltage (V _{PP}) during EPROM programming. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.									
device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} . ALE/PROG 30 33 27 I/O Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EA/V _{PP} 31 35 29 I External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75 V programming supply voltage (V _{PP}) during EPROM programming. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.						l ' '			
address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EA/VPP 31 35 29 I External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75 V programming supply voltage (VPP) during EPROM programming. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	RST	9	10	4	I	device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external			
executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EA/V _{PP} 31 35 29 I External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75 V programming supply voltage (V _{PP}) during EPROM programming. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	ALE/PROG	30	33	27	I/O	address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is			
enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75 V programming supply voltage (V _{PP}) during EPROM programming. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	PSEN	29	32	26	0	executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data			
circuits.	EA/V _{PP}	31	35	29	I	enable the device to fetch code from external program memory locations 0000H and 1FFFH for 87C652 and 3FFFH for 87C654. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This			
XTAL2 18 20 14 O Crystal 2: Output from the inverting oscillator amplifier.	XTAL1	19	21	15	I				
	XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.			

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5 V or V_{SS} – 0.5 V, respectively.

87C652/87C654

Table 1. 8XC652/654 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRE	SS, SYME	OL, OR A	LTERNAT	IVE PORT	FUNCTIO	ON LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR:	Data pointer										
DPH DPL	(2 bytes) Data pointer high Data pointer low	83H 82H									00H 00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA		ES1	ES0	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	ВС	BB	BA	В9	B8	1
IP*#	Interrupt priority	B8H	_		PS1	PS0	PT1	PX1	PT0	PX0	xx000000B
			87	86	85	84	83	82	81	80]
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90]
P1*#	Port 1	90H	SDA	SCL							FFH
			A7	A6	A5	A4	А3	A2	A1	A0]
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8	FFH
			B7	B6	B5	B4	В3	B2	B1	В0]
P3*	Port 3	В0Н	RD	WR	T1	T0	ĪNT1	ĪNT0	TXD	RXD	FFH
PCON#	Power control	87H	SMOD	_	-	_	GF1	GF0	PD	IDL	0xxx0000B
			9F	9E	9D	9C	9B	9A	99	98]
S0CON*#	Serial 0 port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
S0BUF#	Serial 0 data buffer	99H									xxxxxxxxB
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00H
S1DAT#	Serial 1 data	DAH									00H
SP	Stack pointer	81H									07H
S1ADR#	Serial 1 address	DBH			SL	AVE ADDF	RESS			GC	00H
										-	1
S1STA#	Serial 1 status	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
			DF	DE	DD	DC	DB	DA	D9	D8	1
S1CON*#	Serial 1 control	D8H	CR2	ENS1	STA	STO	SI	AA	CR1	CR0	00000000B
			8F	8E	8D	8C	8B	8A	89	88]
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
TH1	Timer high 1	8DH									00H
TH0	Timer high 0	8CH									00H
TL1	Timer low 1	8BH									00H
TL0	Timer low 0	8AH									00H
TMOD	Timer mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	M0	00H

^{*} SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few

milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke

power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

I²C SERIAL COMMUNICATION—SIO1

The I²C serial port is identical to the I²C serial port on the 8XC552. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 8XC652/4 and the 8XC552 the I²C pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 8XC652/4.

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) – See Table 3

S1CON (D8H)

	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
- 1	_		1		_			

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 3. Serial Clock Rates

			BIT FREG	QUENCY (kHz	2) AT f _{OSC}		
CR2	CR1	CR0	6 MHZ	12 MHz	16 MHz	20 MHz	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	78	256
0	0	1	27	54	71	89 ¹	224
0	1	0	31.25	62.5	83.3	104 ¹	192
0	1	1	37	75	100	125 ¹	160
1	0	0	6.25	12.5	17	21	960
1	0	1	50	100	133 ¹	166 ¹	120
1	1	0	100	200 ¹	267 ¹	334 ¹	60
1	1	1	0.25 < 62.5 0 to 255	0.5 < 62.5 0 to 254	0.65 < 55.6 0 to 253	0.81 < 69.4 0 to 253	$96 \times (256 - (reload value Timer 1))$ (Reload value range: $0 - 254$ in mode 2)

NOTE:

These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} to V _{SS}	-0.5 to + 13	V
Voltage on any other pin to V _{SS}	-0.5 to + 6.5	V
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	W

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

		SUPPLY VOLTAGE (V)		JENCY Hz)	TEMPERATURE RANGE
TYPE	MIN. MAX.		MIN.	MAX.	(° C)
S87C652-4 and S87C654-4	4.5	5.5	3.5	16	0 to +70
S87C652-5 and S87C654-5	4.5	5.5	3.5	16	-40 to +85
S87C654-7	4.5	5.5	3.5	20	0 to +70

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

DC ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0 V$

			TEST	LIN	IITS	_
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		-0.5 -0.5	0.2V _{CC} -0.1 0.2V _{CC} -0.15	V
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C		-0.5 -0.5	0.2V _{CC} -0.3 0.2V _{CC} -0.35	V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ¹			-0.5	0.3V _{CC}	V
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		0.2V _{CC} +0.9 0.2V _{CC} +1.0	V _{CC} +0.5 V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C		0.7V _{CC} 0.7V _{CC} +0.1	V _{CC} +0.5 V _{CC} +0.5	V V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ¹			0.7V _{CC}	6.0	V
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		$I_{OL} = 1.6 \text{mA}^{2, 3}$		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN		$I_{OL} = 3.2 \text{mA}^{2, 3}$		0.45	V
V_{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		$I_{OL} = 3.0 \text{mA}$		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3	0 to +70°C -40 to +85°C	I _{OH} = -60μA I _{OH} = -25μA	2.4 0.75V _{CC}		V
V _{OH1}	Output high voltage; port 0 in external bus mode, ALE, PSEN, RST ⁴	0 to +70°C -40 to +85°C	I _{OH} = -400μA I _{OH} = -150μA	2.4 0.75V _{CC}		V
I _{IL}	Logical 0 input current, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	V _{IN} = 0.45V		–50 –75	μA μA
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	See note 5		-650 -750	μA μA
I _{L1}	Input leakage current, port 0		$0.45V < V_{I} < V_{CC}$		±10	μΑ
I _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V _I < 6.0V 0V < V _{CC} < 6.0V		±10	μA μA
I _{CC}	Power supply current:		See note 6 V _{CC} =6.0V			
	Active mode @ 16 MHz ⁷				25	mA
	Idle mode @ 16 MHz ⁸				6	mA
	Power down mode ^{9, 10} Power down mode ^{9, 10}	0 to +70°C -40 to +85°C			50 135	μA μA
R _{RST}	Internal reset pull-down resistor	-40 to +65°C		50	150	μA kΩ
	·		Frog -1 MH-	30		pF
C _{IO}	Pin capacitance		Freq.=1 MHz		10	L

- 1. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I2C specification, so an input voltage below 0.3V_{CC} will be recognized as a logic 0 while an input voltage above 0.7V_{CC} will be recognized as a logic 1.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.
- 3. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} = 10 mA per port pin; Maximum I_{OL} = 26 mA total for Port 0; Maximum I_{OL} = 15 mA total for Ports 1, 2, and 3; Maximum I_{OL} = 71 mA total for all output pins. If I_{OL} exceeds the test conditions, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.
- Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.
- See Figures 9 through 11 for I_{CC} test conditions.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_f = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5 \text{ V}$; $V_{IH} = V_{CC} - 0.5 \text{ V}$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = P1.6 = P1.7 = V_{CC}$; $f_{CLK} = 16 \text{ MHz}$. See Figure 9.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_{\rm I}=V_{\rm CC}$; $V_{\rm IL}=V_{\rm SS}+0.5$ V; $V_{\rm IL}=V_{\rm CC}$; $V_{\rm IL}=V_{\rm SS}+0.5$ V; $V_{\rm IL}=V_{\rm CC}$; $V_{\rm IL}=V_{\rm IL}$; $V_{\rm IL$
- \overline{EA} = RST = V_{SS}. See Figure 11.

 $10.2V \le V_{PD} \le V_{CC} max$.

87C652/87C654

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			16 MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency Speed Versions 87C654 -4, -5			3.5	16	MHz
t _{LHLL}	2	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry						
t _{AVLL}	3, 4	Address valid to ALE low	28		t _{CLCL} -35		ns
t _{RLRH}	3, 4	RD pulse width	275		6t _{CLCL} -100		ns
t _{WLWH}	3, 4	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	3, 4	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
t _{QVWX}	3, 4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	3, 4	Data setup time before WR	288		7t _{CLCL} -150		ns
t _{WHQX}	3, 4	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
t _{WHLH}	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	ter	•		-		-	
t _{XLXL}	5	Serial port clock cycle time ³	0.75		12t _{CLCL}		μs
t _{QVXH}	5	Output data setup to clock rising edge ³	492		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	80		2t _{CLCL} -117		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0		0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³		492		10t _{CLCL} -133	ns
External Cl	ock		-	-			_
tchcx	6	High time ³	20		20	t _{CLCL} - t _{LOW}	ns
t _{CLCX}	6	Low time ³	20		20	t _{CLCL} - t _{HIGH}	ns
t _{CLCH}	6	Rise time ³		20		20	ns
tCHCL	6	Fall time ³		20		20	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. These values are characterized but not 100% production tested.

87C652/87C654

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			20 MHz	CLOCK	VARIABL	E CLOCK]
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency: Speed Versions 87C654 -7 , -8			3.5	20	MHz
t _{LHLL}	2	ALE pulse width	60		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	25		t _{CLCL} -25		ns
t _{LLAX}	2	Address hold after ALE low	25		t _{CLCL} -25		ns
t _{LLIV}	2	ALE low to valid instruction in		135		4t _{CLCL} -65	ns
t _{LLPL}	2	ALE low to PSEN low	25		t _{CLCL} -25		ns
t _{PLPH}	2	PSEN pulse width	105		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		90		3t _{CLCL} -60	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		25		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		170		5t _{CLCL} -80	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry		•	•	•	•	
t _{AVLL}	3, 4	Address valid to ALE low	25		t _{CLCL} -25		ns
t _{RLRH}	3, 4	RD pulse width	200		6t _{CLCL} -100		ns
t _{WLWH}	3, 4	WR pulse width	200		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		160		5t _{CLCL} -90	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		72		2t _{CLCL} -28	ns
t _{LLDV}	3, 4	ALE low to valid data in		250		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		285		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	100	200	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	125		4t _{CLCL} -75		ns
t _{QVWX}	3, 4	Data valid to WR transition	20		t _{CLCL} -30		ns
t _{DW}	3, 4	Data setup time before WR	220		7t _{CLCL} -130		ns
t _{WHQX}	3, 4	Data hold after WR	25		t _{CLCL} -25		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
t _{WHLH}	3, 4	RD or WR high to ALE high	25	75	t _{CLCL} -25	t _{CLCL} +25	ns
Shift Regist	er				0202	0202	
t _{XLXL}	5	Serial port clock cycle time ³	0.6	Ì	12t _{CLCL}		μs
t _{QVXH}	5	Output data setup to clock rising edge ³	367		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	40		2t _{CLCL} -60		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0		0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³		367		10t _{CLCL} -133	ns
External Clo		,	-				
t _{CHCX}	6	High time ³	17		17	t _{CLCL} - t _{LOW}	ns
t _{CLCX}	6	Low time ³	17		17	t _{CLCL} - t _{HIGH}	ns
t _{CLCH}	6	Rise time ³		20		20	ns
t _{CHCL}	6	Fall time ³		20		20	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
 These values are characterized but not 100% production tested.


AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	PARAMETER INPUT	
SCL TIMII	NG CHARACTERISTICS		
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0 μs¹
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	> 4.7 μs¹
tHIGH	SCL HIGH time	≥ 14 t _{CLCL}	> 4.0 μs¹
t _{RC}	SCL rise time	≤1 μs	_2
t _{FC}	SCL fall time	≤ 0.3 μs	< 0.3 μs ³
SDA TIMI	NG CHARACTERISTICS		-
t _{SU} ; DAT1	Data set-up time	≥ 250 ns	> 20 t _{CLCL} - t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250 ns	> 1 μs¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250 ns	> 8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥ 0 ns	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7 μs¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0 μs¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7 μs ¹
t _{RD}	SDA rise time	≤ 1μs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3 μs ³

NOTES:

- At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1 μs.
- 3. Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400 pF.
- t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 62 ns < t_{CLCL} < 285 ns (16 MHz) > f_{OSC} > 3.5 MHz) the SI01 interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.

TIMING SIO1 (I²C) INTERFACE



87C652/87C654

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

status of that signal. The designations are:

A - Address

C - Clock

D - Input data

D - Input data
H - Logic level high
I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

 $\begin{array}{lll} Q & - & \text{Output data} \\ R & - & \overline{RD} \text{ signal} \\ t & - & \text{Time} \\ V & - & \text{Valid} \\ W & - & \overline{WR} \text{ signal} \end{array}$

 $X\,-\,$ No longer a valid logic level

Examples: t_{AVLL} = Time for address valid

to ALE low. $t_{LLPL} = \text{Time for ALE low}$ to $\overline{\text{PSEN}}$ low.




Figure 1. External Program Memory Read Cycle




Figure 2. External Data Memory Read Cycle




Figure 3. External Data Memory Write Cycle




Figure 4. Shift Register Mode Timing




Figure 5. External Clock Drive

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654




Figure 6. AC Testing Input/Output




Figure 7. Float Waveform




Figure 8. I_{CC} Test Condition, Active Mode All other pins are disconnected

NOTE:

* Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654




Figure 9. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 10. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{\text{CLCH}} = t_{\text{CHCL}} = 10 \text{ ns}$




Figure 11. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2 V to 5.5 V

NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

EPROM CHARACTERISTICS

The 87C652/87C654 is programmed by using a modified Quick-Pulse Programming[™] algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C652/87C654 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C652/87C654 manufactured by Philips Components.

Table 4 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C652/87C654 is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as

shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 4 are held at the 'Program Code Data' levels indicated in Table 4. The ALE/<u>PROG</u> is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the $\overline{\text{EA}}/\text{V}_{PP}$ pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for

program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table 4. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 99H

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 4, and which satisfies the timing specifications, is suitable.

Table 4. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V_{PP}	1	1	0	0

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}.$
- 3. $V_{CC} = 5 V \pm 10\%$ during programming and verification.
- * ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75 V. Each programming pulse is low for 100 μs (±10 μs) and high for a minimum of 10 μs.

[™]Trademark phrase of Intel Corporation.

87C652/87C654




Figure 12. Programming Configuration




Figure 13. PROG Waveform





Figure 14. Program Verification

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to +27°C, $V_{CC} = 5V\pm10\%$, $V_{SS} = 0V$ (See Figure 15)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
I _{PP}	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs



FOR PROGRAMMING VERIFICATION SEE FIGURE 12. FOR VERIFICATION CONDITIONS SEE FIGURE 14.

Figure 15. EPROM Programming and Verification




Purchase of Philips I^2C components conveys a license under the Philips' I^2C patent to use the components in the I^2C system provided the system conforms to the I^2C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

87C652/87C654

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1





DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015AJ			92-11-17 95-01-14

87C652/87C654

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	A ₁ min.	A ₃	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	e _D	еE	H _D	HE	k	k ₁ max.	Lp	٧	w	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27	ı	16.00 14.99		1		0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45°
inches	0.180 0.165	0.020	0.01	0.12			0.656 0.650		0.05	ı	0.630 0.590		1			0.057 0.040	0.007	0.007	0.004	0.085	0.085	45


Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC			95-02-25 97-12-16

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm

SOT307-2



UNIT	A max.	Α1	A ₂	A ₃	Ьp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	2.10	0.25 0.05	1.85 1.65	0.25	0.40 0.20	0.25 0.14	10.1 9.9	10.1 9.9	0.8	12.9 12.3	12.9 12.3	1.3	0.95 0.55	0.15	0.15	0.1	1.2 0.8	1.2 0.8	10° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT307-2					-95-02-04 97-08-01

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

NOTES

80C51 8-bit microcontroller 8K/16K, 256 OTP, I²C

87C652/87C654

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 07-99

Document order number: 9397-750-06607

Let's make things better.

Philips Semiconductors



