

MOS INTEGRATED CIRCUIT μ PD75517(A)

4 BIT SINGLE-CHIP MICROCOMPUTER

The μ PD75517(A) is a 75X series four-bit single-chip microcomputer which enables data processing equivalent to that performed by an eight-bit microcomputer. It is a high-performance product, whose minimum instruction execution time is 0.67 μ s, shorter than 0.95 μ s for the conventional μ PD75516. The ROM and RAM capacities are also larger, and the throughput of the 75X series is further increased. The μ PD75517(A) is suited to controllers of electric parts of automobiles.

FEATURES

- Higher reliable than the μ PD75517
- Capacities of program memory, ROM: 24448 × 8 bits
- Capacity of data memory, RAM: 1024 × 4 bits
- Function for specifying the instruction execution time (useful for high-speed operation and saving power)
 - 0.67 μ s/1.33 μ s/2.67 μ s/10.7 μ s (when the main system clock operates at 6.0 MHz)
 - 0.95 μ s/1.91 μ s/3.82 μ s/15.3 μ s (when the main system clock operates at 4.19 MHz)
 - 122 μ s (when the subsystem clock operates at 32.768 kHz)
- Built-in A/D converter operable on low voltage
 - 8-bit resolution × 8 channels (Successive approximation system)
 - $V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$
- Many I/O lines: 64
- · Enhanced timer function: 4 channels
- · Built-in 8-bit serial interface: Two channels
 - · Built-in NEC serial bus interface (SBI)
- Clock operable with ultra-low power consumption (when 5-μA TYP. operates on 3 V.)
- Product with a built-in PROM available: μPD75P518

APPLICATIONS

Controller of electric parts of automobiles

ORDERING INFORMATION

Part number	Package	Quality grade	
uPD75517GF(A)-xx-3B9	80-pin plastic QFP (14 mm $ imes$ 20 mm)	Special	

Remark xxx: Code number

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


The information in this document is subject to change without notice.



FUNCTIONS


ltem		Functions		
Built-in memory ROM		24448 × 8 bits		
	RAM	1024 × 4 bits		
General registers		(4-bit \times 8 or 8-bit \times 4) \times 4 banks		
Instruction cycle		 0.67 μs/1.33 μs/2.67 μs/10.7 μs (At 6.0 MHz) 0.95 μs/1.91 μs/3.82 μs/15.3 μs (At 4.19 MHz) 122 μs (At 32.768 kHz) 		
I/O ports Total		64		
Numl input	ber of CMOS lines	16 (Shared with INT, SIO, PPO, and analog input. Seven lines can be pulled up by software.)		
Numl I/O lir	ber of CMOS nes	28 (Four lines for LED driving)16 lines can be pulled up by software.Four lines can be pulled down by the mask option.		
	ber of N-ch -drain I/O lines	20 (Eight lines for LED driving. Withstand voltage is 10 V. 20 lines can be pulled up by the mask option.)		
A/D converter		8-bit resolution × 8 channels (Successive approximation system) • Capable of low-voltage operation: VDD = 2.7 to 6.0 V		
Timer/counter		Four channels		
Serial interface		Two channels • NEC standard serial bus interface (SBI)/ three-wire SIO: One channel • General clock synchronous serial interface (three-wire SIO): One channel		
Interrupt		Vectored interrupt: Seven sources (External: 3, internal: 4) Test input: Two sources (External: 1, internal: 1) Clock test flag is provided. Parallel edge detection flag for key scan input is provided.		
Instruction set		 Set/reset/test/Boolean operation for bit data 4-bit data transfer, arithmetic/logical, increment/decrement, and comparison instructions 8-bit data transfer, arithmetic/logical, increment/decrement, and comparison instructions 		
System clock gener	rator	Ceramic/crystal oscillator for main system clock: 6.0 MHz, 4.19 MHz Crystal oscillator for subsystem clock : 32.768 kHz		
Operating supply v	oltage	V _{DD} = 2.7 to 6.0 V		
Package		80-pin plastic QFP (14 $ imes$ 20 mm)		

PIN CONFIGURATION (TOP VIEW)



IC: Internally connected. Connect the IC pin to Vss.

Note Be sure to supply power to both the VDD pins.



CONTENTS

1.	PIN F	UNCTIO	NS	7			
	1.1	PORT P	INS	7			
	1.2	NON-PO	ORT PINS	9			
	1.3	PIN INP	UT/OUTPUT CIRCUITS	10			
	1.4	CONNE	CTION OF UNUSED PINS	13			
	1.5	SELECT	ION OF A MASK OPTION	14			
2.	ARCI	HITECTU	RE AND MEMORY MAP OF THE μ PD75517(A)	15			
	2.1	DATA N	MEMORY BANK CONFIGURATION AND ADDRESSING MODES	15			
	2.2	GENER	AL REGISTER BANK CONFIGURATION	19			
	2.3	MEMOF	RY-MAPPED I/O	22			
3.	INTE	RNAL CF	PU FUNCTIONS	27			
	3.1	PROGR	AM COUNTER (PC)	27			
	3.2	PROGR	AM MEMORY (ROM)	27			
	3.3	DATA N	//EMORY (RAM)	29			
	3.4	GENER	AL REGISTERS	31			
	3.5	ACCUM	IULATORS	32			
	3.6	STACK	POINTER (SP) AND STACK BANK SELECT REGISTER (SBS)	32			
	3.7	PROGR	AM STATUS WORD (PSW)	35			
	3.8	BANK S	SELECT REGISTER (BS)	38			
4.	PERII	PHERAL	HARDWARE FUNCTIONS	39			
	4.1	DIGITA	L I/O PORTS	39			
	4.2	CLOCK	GENERATOR	51			
	4.3	CLOCK	OUTPUT CIRCUIT	60			
	4.4	BASIC I	NTERVAL TIMER	63			
	4.5	CLOCK	TIMER	67			
	4.6	TIMER/	EVENT COUNTER	69			
	4.7	TIMER/PULSE GENERATOR					
	4.8	SERIAL	INTERFACE (CHANNEL 0)	83			
		4.8.1	Serial Interface (Channel 0) Functions	84			
		4.8.2	Configuration of Serial Interface (Channel 0)	84			
		4.8.3	Register Functions	86			
		4.8.4	Signals	94			
		4.8.5	Serial Interface (Channel 0) Operation	100			
		4.8.6	Transfer Start in Each Mode	110			
		4.8.7	Manipulation of SCK0 Pin Output	111			

	4.9	SERIAL INTERFACE (CHANNEL 1)	112
		4.9.1 Serial Interface (Channel 1) Functions	112
		4.9.2 Serial Interface (Channel 1) Configuration	112
		4.9.3 Register Functions	114
		4.9.4 Serial Interface (Channel 1) Operation	115
	4.10	A/D CONVERTER	117
	4.11	BIT SEQUENTIAL BUFFER	124
5.	INTER	RUPT FUNCTION 1	25
	5.1	CONFIGURATION OF THE INTERRUPT CONTROL CIRCUIT	125
	5.2	HARDWARE OF THE INTERRUPT CONTROL CIRCUIT	127
	5.3	INTERRUPT SEQUENCE	134
	5.4	MULTIPLE INTERRUPT PROCESSING CONTROL	135
	5.5	VECTOR ADDRESS SHARE INTERRUPT PROCESSING	137
6.	STAN	DBY FUNCTION 1	138
	6.1	SETTING OF STANDBY MODES AND OPERATION STATUSES	138
	6.2	RELEASE OF THE STANDBY MODES	139
	6.3	OPERATION AFTER A STANDBY MODE IS RELEASED	141
7.	RESE	Γ FUNCTION 1	42
8.	INST	RUCTION SET 1	44
	8.1	μ PD75517(A) INSTRUCTIONS	144
	8.2	INSTRUCTION SET AND ITS OPERATION	147
	8.3	INSTRUCTION CODES OF EACH INSTRUCTION	156
9.	ELEC	TRICAL CHARACTERISTICS 1	62
10.	PACK	AGE DIMENSIONS 1	174
11.	RECO	MMENDED SOLDERING CONDITIONS 1	75
AP	PENDI	(A SERIES PRODUCT FUNCTIONS 1	76
AP	PENDI	(B DEVELOPMENT TOOLS 1	77



1. PIN FUNCTIONS

1.1 PORT PINS (1/2)

Pin name	I/O	Also used as		Function	8-bit I/O	When reset	I/O ^{Note 1} circuit type
P00	ı	INT4	4-bit input port	4-bit input port (Port 0).		Input	B
P01]	SCK0		pull-up resistors can be			⊕ - A
P02		SO0/SB0	provided by sof	tware in units of 3 bits.		-	ℙ-B
P03		SI0/SB1					M- C
P10	ı	INT0		With noise elimination function	×	Input	® - C
P11		INT1	4-bit input port	(Port 1).			
P12		INT2		s can be provided by software			
P13		TI0	in units of 4 bits	S.			
P20	I/O	PTO0	4-bit I/O port (P	ort 2).	×	Input	E - B
P21		_		s can be provided by software			
P22		PCL	in units of 4 bits	S.			
P23		BUZ					
P30Note 2	I/O	_	Programmable	Programmable 4-bit I/O port (Port 3). Input/output can be specified bit by bit.		Input	E - C
P31Note 2		_					
P32Note 2		-	Pull-up resistors can be provided by software in units of 4 bits.				
P33Note 2		_					
P40-P43Note 2	I/O	-	N-ch open-drain 4-bit I/O port (Port 4). A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 10 V in open-drain mode.		0	High level (when a pull-up resistor is provided) or high impedance	M
P50-P53Note 2	I/O	-	N-ch open-drain 4-bit I/O port (Port 5). A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 10 V in open-drain mode.			High level (when a pull-up resistor is provided) or high impedance	M
P60	I/O	KR0	Programmable	4-bit I/O port (Port 6).	0	Input	(Ē)- C
P61		KR1		n be specified bit by bit.			
P62		KR2	Pull-up resistors can be provided by software in units of 4 bits.				
P63		KR3		-			
P70	I/O	KR4	4-bit I/O port (P	ort 7).		Input	(F) - A
P71		KR5	Pull-up resistors can be provided by software in units of 4 bits.				
P72		KR6					
P73		KR7					

Notes 1. The circuits enclosed in circles have a Schmitt-triggered input.

2. An LED can be driven directly.



1.1 PORT PINS (2/2)

Pin name	I/O	Also used as	Function	8-bit I/O	When reset	I/O ^{Note} circuit type
P80	1	PPO	4-bit input port (Port 8).	×	Input	Е
P81		SCK1				F
P82		SO1				E
P83		SI1				B
P90-P93	I/O	-	4-bit I/O port (Port 9). A pull-down resistor can be provided bit by bit (mask option).	×	Low level (when a pull-down resistor is provided) or high impedance	V
P100-P103	I/O	_	4-bit I/O port (Port 10)	×	Input	Е
P110-P113	I/O	-	4-bit I/O port (Port 11)		Input	Е
P120-P123	I/O	-	N-ch open-drain, 4-bit I/O port (Port 12). Pull-up resistors can be provided bit by bit (mask option). Withstand voltage is 10 V in open-drain mode.	×	High level (when a pull-up resistor is provided) or high impedance	M
P130-P133	I/O	-	N-ch open-drain, 4-bit I/O port (Port 13). Pull-up resistors can be provided bit by bit (mask option). Withstand voltage is 10 V in open-drain mode.	×	High level (when a pull-up resistor is provided) or high impedance	M
P140-P143	I/O	- ANA ANI	N-ch open-drain, 4-bit I/O port (Port 14). Pull-up resistors can be provided bit by bit (mask option). Withstand voltage is 10 V in open-drain mode.	×	High level (when a pull-up resistor is provided) or high impedance	M
P150-P153	I	AN4-AN7	4-bit input port (Port 15)	×	Input	Y - A

Note The circuits enclosed in circles have a Schmitt-triggered input.



1.2 NON-PORT PINS

Pin name	I/O	Also used as	Function		When reset	I/O ^{Note 1} circuit type
TI0	ı	P13	External event pulse input pin for the timer/	event counter	_	B- C
PTO0	0	P20	Timer/event counter output pin		Input	E - B
PCL	0	P22	Clock output pin		Input	E - B
BUZ	0	P23	Fixed frequency output pin (for buzzer or sy trimming)	stem clock	Input	E - B
SCK0	I/O	P01	Serial clock I/O pin		Input	ℙ- A
SO0/SB0	I/O	P02	Serial data output pin or serial bus I/O pin		Input	⊕ - B
SI0/SB1	I/O	P03	Serial data input pin or serial bus I/O pin		Input	M- C
INT4	I	P00	Edge detection vectored interrupt input pin or falling edge is detected.)	(Either a rising	-	B
INT0	ı	P10	Edge detection vectored interrupt input pin	Synchronous	_	®- C
INT1		P11	(The edge to be detected is selectable.)	Asynchronous		
INT2	I	P12	Edge detection testable input pin (An rising edge is detected.)	Asynchronous	-	B- C
KR0-KR3	I	P60-P63	Parallel-falling-edge-sensitive testable input	pins	Input	ℙ- C
KR4-KR7	I	P70-P73	Parallel-falling-edge-sensitive testable input	pins	Input	(Ē) - A
SCK1	I/O	P81	Serial clock I/O pin		Input	F
SO1	0	P82	Serial data output pin		Input	E
SI1	I	P83	Serial data input pin		Input	B
AN0-AN3	ı	_	Analog input pins to A/D converter		_	Y
AN4-AN7		P150-P153				Y - A
AVREF	ı	_	A/D converter reference voltage input pin		_	z
AVss	_	_	A/D converter reference GND pin		_	_
X1, X2	I	-	Pin for connection to a crystal/ceramic resonator for main system clock generation. When external clock is used, it is input to X1, and its inverted signal is input to X2.		_	_
XT1	ı	_	Pin for connection to a crystal resonator for subsystem		_	_
XT2	_		clock generation. When external clock is used, it is input to XT1, and XT2 is left open.			
RESET	I	-	System reset input pin		_	B
PPO	0	P80	Timer/pulse generator pulse output pin		Input	E
V_{DD}	-	-	Positive power supply pin		_	-
Vss	-	-	Ground pin		_	-
IC	_	-	Internally connected Note 2		_	-

Notes 1. The circuits enclosed in circles have a Schmitt-triggered input.

2. Be sure to input Vss level to this pin.



1.3 PIN INPUT/OUTPUT CIRCUITS

Fig. 1-1 shows the input/output circuit of each μ PD75517(A) pin in a simplified manner.

Fig. 1-1 Pin Input/Output Circuits (1/3)




Fig. 1-1 Pin Input/Output Circuits (2/3)







Fig. 1-1 Pin Input/Output Circuits (3/3)





1.4 CONNECTION OF UNUSED PINS

Table 1-1 Recommended Connection of Unused Pins

Pin name	Recommended connection
P00/INT4	To be connected to Vss
P01/SCK0	To be connected to Vss or VDD
P02/SO0/SB0	
P03/SI1/SB1	
P10/INT0-P12/INT2	To be connected to Vss
P13/TI0	
P20/PTO0	Input state : To be connected to Vss or VDD
P21	Output state: To be left open
P22/PCL	
P23/BUZ	
P30-P33	
P40-P43	
P50-P53	
P60/KR0-P63/KR3	
P70/KR4-P73/KR7	
P80/PPO	To be connected to Vss or VDD
P81/SCK1	
P82/SO1	
P83/SI1	
P90-P93	Input state : To be connected to Vss or VDD
P100-P103	Output state: To be left open
P110-P113	
P120-P123	
P130-P133	
P140-P143	
P150/AN4-P153/AN7	To be connected to Vss
AN0-AN3	
XT1	To be connected to Vss or VDD
XT2	To be left open
AVREF	To be connected to Vss
AVss	
IC	



1.5 SELECTION OF A MASK OPTION

The following mask options are provided for pins.

(1) Specification of built-in pull-up and pull-down resistors

Table 1-2 Selection of Pull-Up and Pull-Down Resistors

Pin name	Mask option			
P40-P43, P50-P53, P120-P123, P130-P133, P140-P143	 Pull-up resistors provided (Can be specified bit by bit.) No pull-up resistor provided (Can be specified bit by bit.) 			
P90-P93	Pull-down resistors provided(Can be specified bit by bit.)(Can be specified bit by bit.)			

(2) Specification of built-in feed-back resistors for subsystem clock oscillation

Table 1-3 Selection of Feed-Back Resistors

Pin name	Mask option			
XT1, XT2	① Feed-back resistors provided ② No feed-back resistors provided (when a subsystem clock is used)			

Caution Even if built-in feed-back resistors are provided when no subsystem clock is used, operation is not affected except increased power supply current lbb.



2. ARCHITECTURE AND MEMORY MAP OF THE μ PD75517(A)

The μ PD75517(A) has three architectural features:

- (a) Data memory bank configuration
- (b) General register bank configuration
- (c) Memory-mapped I/O

Each of these features is explained below.

2.1 DATA MEMORY BANK CONFIGURATION AND ADDRESSING MODES

As shown in Fig. 2-1, the data memory space of the μ PD75517(A) contains a static RAM (1024 words \times 4 bits) at addresses 000H to 3FFH and peripheral hardware (such as I/O ports and timers) at addresses F80H to FFFH. To address a 12-bit address in this data memory space, the μ PD75517(A) uses such a memory bank configuration that the low-order eight bits are specified with an instruction directly or indirectly, and the high-order four bits are used to specify a memory bank (MB).

To specify a memory bank (MB), a memory bank enable flag (MBE) and memory bank select register (MBS) are contained, allowing the addressing indicated in Fig. 2-1 and 2-2 and Table 2-1. (The MBS is a register used to select a memory bank, and can be set to 0, 1, 2, 3, or 15. The MBE is a flag used to determine whether a memory bank selected using the MBS register is to be enabled. The MBE is automatically saved or restored at the time of interrupt processing or subroutine processing, so that it can be freely set in interrupt processing and subroutine processing.)


In addressing data memory space, the MBE is usually set to 1 (MBE = 1), and the static RAM in the memory bank specified by the MBS is operated. However, the MBE = 0 mode or the MBE = 1 mode can be selected for each step of program processing for more efficient programming.

	Applicable program processing
MBE = 0 mode	 Interrupt processing Processing that repeats internal hardware and static RAM operations Subroutine processing
MBE = 1 mode	Usual program processing

The MBE and MBS are set as indicated below.

Example	SET1 MBE	; MBE \leftarrow 1
	CLR1 MBE	; MBE \leftarrow 0
	SEL MB0	; MBS \leftarrow 0
	SEL MB1	; MBS \leftarrow 1
	SEL MB15	: MBS ← 15

Fig. 2-1 Data Memory Organization and Addressing Range of Each Addressing Mode



Remark —: Don't care



Table 2-1 Addressing Modes

Addressing mode	Representation format	Specified address
1-bit direct addressing	mem.bit	Bit specified by bit at the address specified by MB and mem. In this case: When MBE = 0 and mem = 00H-7FH, MB = 0 When MBE = 0 and mem = 80H-FFH, MB = 15 When MBE = 1, MB = MBS
4-bit direct addressing	mem	Address specified by MB and mem. In this case: When MBE = 0 and mem = 00H-7FH, MB = 0 When MBE = 0 and mem = 80H-FFH, MB = 15 When MBE = 1, MB = MBS
8-bit direct addressing		Address specified by MB and mem (mem: even address). In this case: When MBE = 0 and mem = 00H-7FH, MB = 0 When MBE = 0 and mem = 80H-FFH, MB = 15 When MBE = 1, MB = MBS
4-bit register indirect addressing	@HL @HL+ @HL-	Address specified by MB and HL. In this case, MB = MBE•MBS
	@DE	Address specified by DE in memory bank 0
	@DL	Address specified by DL in memory bank 0
8-bit register indirect addressing	@HL	Address specified by MB and HL (with the L register holding an even number). In this case, MB = MBE•MBS
Bit manipulation addressing	fmem.bit	Bit specified by bit at the address specified by fmem. In this case: fmem = FB0H-FBFH (interrupt-related hardware) fmem = FF0H-FFFH (I/O port)
	pmem.@L	Bit specified by the low-order 2 bits of the L register at the address specified by the high-order 10 bits of pmem and the high-order 2 bits of the L register. In this case, pmem = FC0H-FFFH
	@H+mem.bit	Bit specified by bit at the address specified by MB, H, and the low-order 4 bits of mem. In this case, MB = MBE•MBS
Stack addressing	_	Address specified by SP in memory bank 0, 1, 2, and 3 selected by SBS



As summarized in Table 2-1, the μ PD75517(A) allows both direct and indirect addressing in data memory manipulation for 1-bit data, 4-bit data, and 8-bit data, so that very efficient and simple programming can be performed.

Examples 1. The 8-bit data of port 4 and port 5 are transferred to addresses 20H and 21H.

CLR1 MBE ; MBE \leftarrow 0 IN XA, PORT4 ; XA \leftarrow Ports 5, 4 MOV 20H, XA ; (21H, 20H) \leftarrow XA

2. When P02 is 0, P33 is set.


SKT PORT0.2 ; Skip if bit 2 of port 0 is 1 SET1 PORT3.3 ; Set bit 3 of port 3

3. A different value is output to port 6, depending on the status of P10.

SKF PORT1.0 ; Skip if bit 0 of port 1 is 0 MOV A, #1010B ; A \leftarrow 1010B (string effect) MOV A, #0101B ; A \leftarrow 0101B (string effect)

SEL MB15 ; or CLR1 MBE OUT PORT6, A ; Port $6 \leftarrow A$

Fig. 2-2 Updating Static RAM Addresses



2.2 GENERAL REGISTER BANK CONFIGURATION

The μ PD75517(A) contains four register banks, each consisting of eight general registers: X, A, B, C, D, E, H, and L. These registers are mapped to addresses 00H to 1FH in memory bank 0 of the data memory. (See **Fig. 2-3**.) To specify a general register bank, a register bank enable flag (RBE) and a register bank select register (RBS) are contained. The RBS is a register used to select a register bank, and the RBE is a flag used to determine whether a register bank selected using the RBS is to be enabled. The register bank (RB) enabled at instruction execution is determined as RB = RBE•RBS

As indicated in Table 2-2, the μ PD75517(A) enables the user to create programs in a very efficient manner by selecting a register bank from the four register banks, depending on whether the processing is normal processing or interrupt processing. (The RBE is automatically saved and set at the time of interrupt processing, and is automatically restored upon completion of interrupt processing.)

Table 2-2 Example of the Use of Register Banks with Normal Routines and Interrupt Routines


Normal processing	Use register banks 2 and 3 with RBE = 1.
Single interrupt processing	Use register bank 0 with RBE = 0.
Dual interrupt processing	Use register bank 1 with RBE = 1. (In this case, the RBS needs to be saved and restored.)
Multiple (triple or more) interrupt processing	Save the registers with PUSH or POP.

The RBE and RBS are set as indicated below.

The general registers allow transfers, comparisons, arithmetic/logical operations, and increments and decrements not only on a 4-bit basis, but also on an 8-bit basis with the XA, HL, DE, and BC register pairs. In this case, the register pairs of the register bank that has the inverted value of bit 0 of a register bank specified by RBE•RBS can be specified as XA', HL', DE', and BC', thus providing eight 8-bit registers. (See **Fig. 2-4**.)

```
Example
          SET1
                  RBE
                             ; RBE ← 1
          SEL
                  RB2
                             ; RBS \leftarrow 2
          MOV
                  XA, #18H ; XA ← 18H
          ADDS HL, XA
                             ; HL \leftarrow HL+XA
          SUBS HL', XA
                             ; HL' ← HL'-XA (HL' is HL of register bank 3)
          INCS
                  HL
                             ; HL ← HL+1
          MOV
                  XA, #00H; XA \leftarrow 00H (string effect)
                  XA, #10H ; XA ← 10H (string effect)
          MOV
```

Fig. 2-3 General Register Configuration (4-Bit Processing)






Fig. 2-4 General Register Configuration (8-Bit Processing)



2.3 MEMORY-MAPPED I/O

The μ PD75517(A) employs memory-mapped I/O, which maps peripheral hardware such as timers and I/O ports to addresses F80H to FFFH in the data memory space as shown in Fig. 2-1. This means that there is no particular instruction to control peripheral hardware, but all peripheral hardware is controlled using memory manipulation instructions. (Some mnemonics for hardware control are available to make programs readable.) To manipulate peripheral hardware, the addressing modes listed in Table 2-3 can be used.

Table 2-3 Addressing Modes Applicable to Peripheral Hardware

	Applicable addressing mode	Applicable hardware
Bit manipulation	Direct addressing mode specifying mem.bit with MBE = 0 or (MBE = 1, MBS = 15)	All hardware allowing bit manipulation
	Direct addressing mode specifying fmem.bit regardless of MBE and MBS setting	IST0, IST1, MBE, RBE, EOT, IExxx, IRQxxx, PORTn.x
	Indirect addressing mode specifying pmem.@L regardless of MBE and MBS setting	BSBn.× PORTn.×
4-bit manipulation	Direct addressing mode specifying mem with MBE = 0 or (MBE = 1, MBS = 15)	All hardware allowing 4-bit manipulation
	Register indirect addressing mode specifying @HL with (MBE = 1, MBS = 15)	
8-bit manipulation	Direct addressing mode specifying mem (even address) with MBE = 0 or (MBE = 1, MBS = 15)	All hardware allowing 8-bit manipulation addressing
	Register indirect addressing mode specifying @HL (with the L register containing an even number) with (MBE = 1, MBS = 15)	

Fig. 2-5 summarizes the I/O map of the μ PD75517(A).

The items in Fig. 2-5 have the following meanings:

- Symbol: Name representing the address of incorporated hardware, which can be coded in the operand field of an instruction
- R/W : Indicates whether the hardware allows read/write operation.

R/W: Both read and write operations possible

R: Read only W: Write only

• Number of manipulatable bits:

Indicates the number of bits that can be processed in hardware manipulation

- : Bits can be manipulated on an indicated bit (1-, 4-, or 8-bit) basis.
- \triangle : Particular bits can be manipulated. For these bits, see Remarks.
- -: Bits cannot be manipulated on an indicated bit (1-, 4-, or 8-bit) basis.
- · Bit manipulation addressing:

Bit manipulation addressing applicable in hardware bit manipulation

Fig. 2-5 μ PD75517(A) I/O Map (1/4)

Address	Hardware name (sy	mbol)	R/W	Num can l	ber of bits be manipu	s that llated	Bit	Remarks
Address	b3 b2 b1		H/VV	1 bit	4 bits	8 bits	manipulation addressing	Hemarks
F80H	Stack pointer (SP)	R/W	_	_	0		Bit 0 is fixed to 0	
F82H	Register bank select register (RBS)	Bank select register (BS)	R	_	0	0		Note 1
F83H	Memory bank select register (MBS)		11	-	0			
F84H	Stack bank select register (SBS)		R/W	-	0	-		Bits 3 and 2 are always set to 0.
F85H	Basic interval timer mode regist	er (BTM)	W	Δ	0	-	mem.bit	Only bit 3 can be manipulat- ed
F86H	Basic interval timer (BT)		R	_	-	0		
F90H	Timer pulse generator (TPGM)		W	Δ	_	0	mem.bit	Only bit 3 allows bit manipulation.
	1			_	_			
F94H	Timer/pulse generator modulo re	egister (MODL)	R/W	-	_	0		
F96H								
	Timer/pulse generator modulo re	egister (MODH)	R/W	_	_	0		
F98H			_	_	_	_		
	Clock mode register (WM)		W	-	_			
			I		I	I		
FA0H	Timer/event counter 0 mode register (TM0)		W	Δ	_	0	mem.bit	Only bit 3 can be manipulat- ed
				-	-			
FA2H	TOE0 Note 2			0	_	_	mem.bit	
FA4H	Timer/event counter 0 count register (T0)			_	_	0		
			R					
FA6H	Timer/event counter 0 modulo r	egister (TMOD0)	W	-	-	0		

Notes 1. Can be operated separately as the RBS and MBS during 4-bit manipulation.

Can also be operated as the BS during 8-bit manipulation.

2. TOE0: Timer/event counter 0 output enable flag (W)



Fig. 2-5 μ PD75517(A) I/O Map (2/4)

Address	Hardware name (symbol)						nber of bit be manip		Bit manipulation	Remarks
Address	b3	b2	b1	l p0	R/W	1 bit	4 bits	8 bits	addressing	nemarks
FB0H	IST1	IST0	MBE	RBE	R/W	0	0	0		
	Program st	atus word (P	SW)		R	-	-			
FB2H	Interrupt p	riority select ı	register (IPS)		W	_	0	-	fmem.bit	Manipulated with EI/DI instruction
FB3H	Processor	clock control	register (PCC)	W	_	0			
FB4H	INT0 mode	register (IM(O)		W	_	0			Bit 2 is fixed to 0
FB5H	INT1 mode	e resistor (IM ²	1)		W	-	0	-		Bits 3, 2, and 1 are fixed to 0
FB6H	INT2 mode	INT2 mode register (IM2)				-	0			Bits 3 and 2 are fixed to 0
FB7H	System clo	ock control re	gister (SCC)		W	0	-			Bits 2 and 1 are fixed to 0
FB8H	IE4	IRQ4	IEBT	IRQBT	R/W	0	0			
FB9H				EOT	R/W	0	0	_		
FBAH			IEW	IRQW	R/W	0	0	_		
FBBH			IETPG	IRQTPG	R/W	0	_		fmem.bit	
FBCH			IET0	IRQT0	R/W	0	0	_	iiileiii.bit	
FBDH			IECSI0	IRQCSI0	R/W	0	0			
FBEH	IE1	IRQ1	IE0	IRQ0	R/W	0	0	_		
FBFH			IE2	IRQ2	R/W	0	0			

FC0H	Bit sequential buffer 0 (BSB0)	R/W	0	0			
FC1H	Bit sequential buffer 1 (BSB1)	R/W	0	0		mem.bit	
FC2H	Bit sequential buffer 2 (BSB2)	R/W	0	0		pmem.@L	
FC3H	Bit sequential buffer 3 (BSB3)	R/W	0	0			
FC8H	Serial operation mode register 1 (CSIM1)		ı	_			
	CSIE1	W	\triangle	-	0	mem.bit	Only bit 7 allows bit manipulation.
FCCH	Serial I/O shift register 1 (SIO1)	R/W	ſ	_	0		

Remarks 1. IExxx : Interrupt enable flag
2. IRQxxx: Interrupt request flag

Fig. 2-5 μ PD75517(A) I/O Map (3/4)

Address		Hardware name (symbol)			R/W	Number of bits that can be manipulated			Bit manipulation	Remarks
71001033	b3	b2	b1	b0	11,77	1 bit	4 bits	8 bits	addressing	Hemarks
FD0H	Clock outp	ut mode regis	ster (CLOM)		W	-	0	_		
FD8H	SOC	EOC	 		W	\triangle	-	0		b3: 1-bit write b2: 1-bit read
	A/D conve	A/D conversion mode register (ADM)				-	_			
FDAH	CAi-t	- (CA)			D	-	_			
	SA register (SA)			R	-	_				
FDCH	Pull-up resi (POGA)	Pull-up resistor specification register group A (POGA)			W	-	-	0		

FE0H	Serial opera	eration mode register 0 (CSIM0)			W	-	_			
	CSIE0	COI	WUP		R/W	0	0		mem.bit	b6: 1-bit read
FE2H	CMDD SBI control	RELD register (SBI	CMDT C)	RELT	R/W	0	-	-	mem.bit	All bits allow bit manipula-
	BSYE	ACKD	ACKE	ACKT						tion only
FE4H	Serial I/O shift register 0 (SIO0)				R/W	-	_	0		
FE6H	Slave address register (SVA)				W	_	_	0		
FE8H	PM33 Port mode PM63	PM32 register grou PM62	PM31 p A (PMGA) PM61	PM30 PM60	W	-	-	0		
FECH	Port mode	PM2 register grou	– p B (PMGB) PM5	PM4	W	-	-	0		
FEEH		PM10 register grou	PM9 o C (PMGC)	_ Note	W	-	-	0		
	_ Note	PM14	PM13	PM12						

Note When developing a program, set 0 to the following two bits of the port mode register group C (PMGC): FEEH, b0 (Equivalent to PM8)

FEFH, b3 (Equivalent to PM15)

For, while this port on the chip side is used for input only, the corresponding port on the emulator is an I/O port.



Fig. 2-5 μ PD75517(A) I/O Map (4/4)

Address		Hardware na	me (symbol)		R/W		ber of bits be manipu		Bit manipulation	Remerks
Address	b3	b2	b1	b0	11/ V V	1 bit	4 bits	8 bits	addressing	nemerks
FF0H	Port	0	(PORT	⁻ O)	R	0	0			
FF1H	Port	1	(PORT	·1)	R	0	0] -		
FF2H	Port	2	(PORT		R/W	0	0			
FF3H	Port	3	(PORT	·3)	R/W	0	0	-		
FF4H	Port	4	(PORT	-(4)	R/W	0	0			
FF5H	Port	5	(PORT	5)	R/W	0	0			
Note	KR3	KR2	KR1	KR0	D/\A/					
FF6H Note	Port	6	(PORT	·6)	R/W		0			
FF7H Note	KR7	KR6	KR5	KR4	D/\/				fmem.bit	
FF/H****	Port	7	(PORT	7)	R/W	0	0		pmem.@L	
FF8H	Port	8	(PORT	·8)	R	0	0			
FF9H	Port	9	(PORT	⁻ 9)	R/W	0	0			
FFAH	Port	10	(PORT	10)	R/W	0	0			
FFBH	Port	11	(PORT	11)	R/W	0	0] -		
FFCH	Port	12	(PORT	·12)	R/W	0	0			
FFDH	Port	13	(PORT	13)	R/W	0	0	_		
FFEH	Port	14	(PORT	14)	R/W	0	0			
FFFH	Port	15	(PORT	15)	R	0	0			

Note KR0 to KR7 are read-only. In 4-bit parallel input processing, PORT6 or PORT7 is specified.

3. INTERNAL CPU FUNCTIONS

3.1 PROGRAM COUNTER (PC): 15 BITS

The program counter is a 15-bit binary counter for holding program memory address information.

Fig. 3-1 Program Counter Format

PC14 PC13 PC12 PC11 PC10 PC9 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC	PC0 PC
---	--------

Note that the reset start address must be set within a space of 16K bytes (0000H to 3FFFH). This is because a RESET input sets the low-order six bits of program memory address 0000H in PC13 to PC8, and the contents of address 0001H in PC7 to PC0, and 0 in PC14 for initialization.

3.2 PROGRAM MEMORY (ROM): 24448 WORDS × 8 BITS

The program memory is a mask-programmable ROM with a configuration of 24448 words \times 8 bits for storing programs, table data, and so forth.

Program memory is addressed by the program counter. Table data can be referenced using the table reference instruction (MOVT).

Fig. 3-2 shows the allowable branch address ranges for the branch instructions and subroutine call instructions. The whole-space branch instruction (BRA !addr1) and the whole-space call instruction (CALLA !addr1) allow a direct branch throughout the whole space 0000H-5F7FH. The relative branch instruction (BR \$addr) allows a branch to addresses (PC - 15 to PC - 1 and PC + 2 to PC + 16) regardless of block boundaries.

The program memory is located at addresses 0000H to 5F7FH containing the following specially assigned addresses. (All areas excluding 0000H and 0001H can be used as normal program memory.)

· 0000H to 0001H

Vector table for holding the RBE and MBE setting values and program start address at the time of a RESET input. A reset start can be performed at an arbitrary address within a 16K-byte space (0000H to 3FFFH).

0002H to 000DH

Vector table for holding the RBE and MBE setting values and program start address at the time of each vectored interrupt occurrence. Interrupt processing can be started at an arbitrary address within a 16K-byte space (0000H to 3FFFH).

· 0020H to 007FH

Table area referenced by the GETI instruction Note

Note The GETI instruction can represent an arbitrary 2-byte or 3-byte instruction or two 1-byte instructions in 1 byte, thus reducing the number of program steps. (See **Section 8.1**.)




Fig. 3-2 Program Memory Map

Caution The start address of an interrupt vector shown above consists of 14 bits. So, the start address must be set within a 16K-byte space (0000H to 3FFFH).

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the low-order 8 bits of the PC changed.

3.3 DATA MEMORY (RAM)

The data memory is divided into a data area and a peripheral hardware area as shown in Fig. 3-3. The data memory consists of the following memory banks, with each bank made of 256 words \times 4 bits:

- Memory banks 0, 1, 2, and 3 (data area)
- Memory bank 15 (peripheral hardware area)

Data memory Memory bank 000H General (32×4) register area 01FH 020H 256×4 0FFH 100H 256×4 Data area 1FFH Stack Static RAM area 200H (1024×4) 256×4 2 2FFH 300H 256×4 3 3 FFH Not contained F80H Peripheral 15 128×4 hardware area FFFH

Fig. 3-3 Data Memory Map



(1) Data area

The data area consists of a static RAM, and is used for storing data and as stack memory for subroutine and interrupt execution. The memory can hold data even if CPU operation is stopped in the standby mode, so that it is suitable for holding memory contents with a battery for a long time. The data area can be manipulated with memory manipulation instructions.

The static RAM is mapped in memory banks 0, 1, 2, and 3, with each made up of 256×4 bits. Bank 0 is used as a data area, but can also be used as a general register area (000H to 01FH).

Whole addresses of memory banks 0, 1, 2, and 3 (000H to 3FFH) can be used as a stack area.

The static RAM has a configuration of four bits per address. However, use of manipulation instructions enables 1-, 4-, and 8-bit manipulation. Note that an even address must be specified in an 8-bit manipulation instruction.

(a) General register area

The general register area can be manipulated with either general register manipulation instructions or memory manipulation instructions. Up to 32 4-bit registers are available. Of the 32 general registers, registers not used by the program can be used as a data area or stack area.

(b) Stack memory area

The stack area can be allocated within a bank with the stack pointer (SP). The bank for the stack area is selected from the memory banks 0, 1, 2, and 3 with the stack bank select register (SBS). Stack area can be used as a save area for subroutine or interrupt execution.

Use memory manipulation instructions to manipulate the stack bank select register (SBS) and the stack pointer (SP).

(2) Peripheral hardware area

The peripheral hardware area is mapped at addresses F80H to FFFH of memory bank 15.

Memory manipulation instructions are used to manipulate the peripheral hardware area as well as the static RAM area. Note that, however, the number of bits to be manipulated at a time varies according to the individual addresses. Addresses to which no peripheral hardware is assigned cannot be accessed since such address locations contain no data memory.

0

0

0

0

3.4 GENERAL REGISTERS: 8×4 BITS $\times 4$ BANKS

The general registers are mapped to particular addresses in data memory. Four banks of registers are provided, with each bank consisting of eight 4-bit registers (B, C, D, E, H, L, X, A).

The register bank (RB) to be enabled at the time of instruction execution is determined by


 $RB = RBE \cdot RBS$: (RBS = 0 to 3)

Each general register allows 4-bit manipulation. In addition, BC, DE, HL, or XA serves as a register pair for 8-bit manipulation. DL also makes a register pair as well as DE and HL; these three register pairs can be used as data pointers.

A general register area can be addressed and accessed as normal RAM, regardless of whether it is used as a register.

Fig. 3-4 General Register Format

Fig. 3-5 Register Pair Format






3.5 ACCUMULATORS

In the μ PD75517(A), the A register and the XA register pair function as accumulators. The A register is mainly used for 4-bit data processing instructions, and the XA register pair is mainly used for 8-bit data processing instructions.

For a bit manipulation instruction, the carry flag (CY) functions as a bit accumulator.

Fig. 3-6 Accumulators



3.6 STACK POINTER (SP) AND STACK BANK SELECT REGISTER (SBS)

The μ PD75517(A) uses static RAM as stack memory (LIFO scheme), and the 8-bit register holding the start address of the stack area is the stack pointer (SP).

The stack area is located at addresses 000H to 3FFH in memory banks 0, 1, 2, and 3. Either of the memory banks is selected according to the value of the 2-bit SBS. (See **Table 3-1**.)

SI	3S	
SBS1	SBS2	Stack area
0	0	Memory bank 0
0	1	Memory bank 1
1	0	Memory bank 2
1	1	Memory bank 3

Table 3-1 Stack Area to Be Selected by the SBS

The SP is decremented before a write (save) operation to stack memory, and is incremented after a read (restoration) operation from stack memory. The SBS is set with a 4-bit memory manipulation instruction. Note that the high-order two bits are always set to 00.

Fig. 3-8 and 3-9 show data saved to and restored from stack memory in these stack operations.

To place the stack area at a given location, the SP can be initialized with an 8-bit memory manipulation instruction, and the SBS can be initialized with a 4-bit memory manipulation instruction. Both can be read from as well.

When the SP is initialized to 00H, a stack operation starts at the high-order address (nFFH) of memory bank (n) specified with the SBS.

A stack area must be within the memory bank specified with the SBS. If a stack operation exceeds address n00H, the operation returns to address nFFH of the same bank. Stacking beyond memory bank boundaries is enabled only by resetting the SBS.

A RESET signal occurrence causes the contents of the SP and the SBS to be undefined, so that the SP must always be initialized to a desired value at the start of the program.

Address Symbol SP7 SP6 SP5 SP4 SP3 SP2 SP F80H SP1 0 F84H 0 0 SBS1 SBS0 SBS 000H SBS Memory bank 0 0FFH 100H Memory bank 1 1FFH 200H Memory bank 2 2FFH 300H Memory bank 3 3FFH

Fig. 3-7 Stack Pointer and Stack Bank Select Register Formats

Example SP initialization

In this example, stack area is allocated in memory bank 2 and stack operation starts at address 2FFH.

SEL MB15 ; or CLR1 MBE

MOV A, #2

MOV SBS, A ; Specify memory bank 2 as a stack area

MOV XA, #00H

 $\mathsf{MOV}\ \mathsf{SP},\,\mathsf{XA}\quad;\,\mathsf{SP}\leftarrow\mathsf{00H}$

Fig. 3-8 Data Saved to Stack Memory





Fig. 3-9 Data Restored from Stack Memory



Note A PSW other than the MBE or RBE is not saved/restored.

Remark Data marked with * is undefined.

3.7 PROGRAM STATUS WORD (PSW): 8 BITS

The program status word (PSW) consists of various flags closely associated with processor operations. The PSW is mapped to addresses FB0H and FB1H in the data memory space. The four bits at address FB0H can be manipulated with a memory manipulation instruction.

Fig. 3-10 Program Status Word Format




Table 3-2 PSW Flags Saved/Restored in Stack Operation

		Saved/restored flag
Save	When CALL, CALLA, or CALLF instruction is executed	MBE and RBE are saved.
	When hardware interrupt occurs	All PSW bits are saved.
Restore	When RET or RETS instruction is executed	MBE and RBE are restored.
	When RETI is executed	All PSW bits are restored.



(1) Carry flag (CY)

The carry flag is a 1-bit flag used to store overflow or underflow occurrence information when an arithmetic operation with a carry (ADDC, SUBC) is executed.

The carry flag also has the function of a bit accumulator, and therefore can be used to store the result of a Boolean operation performed on the CY and bit at a specified data memory bit address.

The carry flag is manipulated using special instructions, independently of the other PSW bits.

A RESET signal occurrence causes the carry flag to be undefined.

Table 3-3 Carry Flag Manipulation Instructions

	Instruction (mnemonic)	Carry flag operation/processing
Instruction dedicated to carry flag manipulation	SET1 CY CLR1 CY NOT1 CY SKT CY	Sets CY to 1. Clears CY to 0. Inverts the contents of CY. Skips if CY is set to 1.
Bit transfer instruction	MOV1 mem*.bit,CY MOV1 CY,mem*.bit	Transfers the contents of CY to a specified bit. Transfers the contents of a specified bit to CY.
Bit Boolean instruction	AND1 CY,mem*.bit OR1 CY,mem*.bit XOR1 CY,mem*.bit	ANDs, ORs, or XORs CY with the contents of a specified bit, then sets the result in CY.
Interrupt handling	Interrupt execution	Saves CY and all other PSW bits to stack memory in parallel.
	RETI	Restores CY together with the other PSW bits from stack memory.

Remark mem*.bit represents the following three addressing modes:

- · fmem.bit
- · pmem.@L
- @H+mem.bit

Example Bit 3 at address 3FH is ANDed with P33, then the result is output to P50.

MOV H, #3H ; Set high-order 4 bits in register H

MOV1 CY, @H+0FH.3 ; CY \leftarrow Bit 3 at 3FH AND1 CY, PORT3.3 ; CY \leftarrow CY \wedge P33 MOV1 PORT5.0, CY ; P50 \leftarrow CY

(2) Skip flags (SK2, SK1, SK0)

The skip flags are used to store skip status, and are automatically set or reset when the CPU executes an instruction.

The user cannot directly manipulate these flags as operands.

(3) Interrupt status flag (IST1, IST0)

The interrupt status flag is a 2-bit flag used to store the status of processing being performed. (For detailed information, see **Table 5-3**.)

IST1	IST0	Status of processing being performed	Processing and interrupt control
0	0	Status 0	Normal program processing is being performed. Any interrupts are acceptable.
0	1	Status 1	A lower- or higher-priority interrupt is being serviced. Higher-priority interrupts are acceptable.
1	0	Status 2	A higher-priority interrupt is being serviced. No interrupts are acceptable.
1	1	_	Not to be set

Table 3-4 Information Indicated by the Interrupt Status Flag

The interrupt priority control circuit (see Fig. 5-1) checks this flag to control multiple interrupts.

The contents of the IST1 and IST0 are saved as part of the PSW to stack memory if an interrupt is accepted, then are automatically set to a one-step higher status. The RETI instruction restores the contents present before an interrupt occurs.

The interrupt status flag can be manipulated using a memory manipulation instruction, and the status of processing being performed can be changed by program control.

Caution The user must always disable interrupts with the DI instruction before manipulating this flag, and must enable interrupts with the EI instruction after manipulating this flag.

(4) Memory bank enable flag (MBE)

The memory bank enable flag is a 1-bit flag used to specify the address information generation mode for the high-order four bits of a 12-bit data memory address.

When the MBE is set to 1, the data memory address space is expanded, allowing all data memory space to be addressed.

When the MBE is reset to 0, the data memory address space is fixed, regardless of MBS setting. (See Fig. 2-1.)

A RESET signal occurrence automatically initializes the MBE by setting the MBE to the content of bit 7 at program memory address 0.

In vectored interrupt processing, the MBE is automatically set to the content of bit 7 in the vector address table for servicing the interrupt.

Usually, the MBE is set to 0 in interrupt processing, and static RAM in memory bank 0 is used.

(5) Register bank enable flag (RBE)

The register bank enable flag is a 1-bit flag used to determine whether to expand the general register bank configuration.

When the RBE is set to 1, a set of general registers can be selected from register banks 0 to 3, depending on the setting of the register bank select register (RBS).

When the RBE is reset to 0, register bank 0 is always selected as general registers, regardless of the setting of the RBS.

A RESET signal occurrence automatically initializes the RBE by setting the RBE to the content of bit 6 at program memory address 0.

When a vectored interrupt occurs, the RBE is automatically set to the content of bit 6 in the vector address table for servicing the interrupt. Usually, the RBE is set to 0 in interrupt processing. Register bank 0 is used for 4-bit processing, and register banks 0 and 1 are used for 8-bit processing.




3.8 BANK SELECT REGISTER (BS)

The bank select register consists of a register bank select register (RBS) and memory bank select register (MBS), which specify a register bank and memory bank to be used, respectively.

The RBS and MBS are set using the SEL RBn instruction and SEL MBn instruction, respectively.

The contents of BS can be saved to or restored from a stack area eight bits at a time by using the PUSH BS/POP BS instruction.

Fig. 3-11 Bank Select Register Format



(1) Memory bank select register (MBS)

The memory bank select register is a 4-bit register used to store the high-order four bits of a 12-bit data memory address. The contents of this register specify a memory bank to be accessed. Note, however, that the μ PD75517(A) allows only memory banks 0, 1, 2, 3, and 15 to be specified.

The MBS is set with the SEL MBn instruction (n = 0, 1, 2, 3, 15)

Fig. 2-1 shows the range of addressing using MBE and MBS settings.

A RESET signal occurrence initializes the MBS to 0.

(2) Register bank select register (RBS)

The register bank select register specifies a register bank to be used as general registers; a register bank can be selected from register banks 0 to 3.

The RBS is set with the SEL RBn instruction (n = 0 to 3).

A RESET signal occurrence initializes the RBS to 0.

Table 3-5 Register Bank to Be Selected with the RBE and RBS

		RB	S							
RBE	3	2	1	0	Register bank					
0	0	0	×	×	Bank 0 is always selected.					
			0	0	Bank 0 is selected.					
,	0		0	1	Bank 1 is selected.					
1	0	0	1	0	Bank 2 is selected.					
			1	1	Bank 3 is selected.					
Always 0										

Remark x: Don't care



4. PERIPHERAL HARDWARE FUNCTIONS

4.1 DIGITAL I/O PORTS

The μ PD75517(A) employs memory-mapped I/O, enabling all I/O ports to be mapped to data memory space.

Address 3 Symbol FF0H P03 P02 P01 P00 PORT 0 FF1H P13 P12 P11 P10 PORT 1 FF2H P23 P22 P21 P20 PORT 2 FF3H P33 P32 P31 P30 PORT 3 FF4H P43 P42 P41 P40 PORT 4 FF5H P53 P52 P51 P50 PORT 5 FF6H P63 P62 P61 P60 PORT 6 FF7H P73 P72 P71 P70 PORT 7 FF8H P83 P82 P80 PORT 8 FF9H P93 P92 P91 P90 PORT 9 FFAH P103 P102 P101 P100 PORT 10 FFBH P113 P112 P111 PORT 11 P110 **FFCH** P123 P122 P121 P120 PORT 12 FFDH P132 P131 P133 P130 PORT 13 FFEH P143 P142 P141 P140 PORT 14 P152 P151

Fig. 4-1 Data Memory Address Assigned to Digital Port

Table 4-1 lists the I/O port manipulation instructions. These instructions provide a wide range of control including 8-bit I/O and bit manipulation as well as 4-bit I/O.

Examples 1. Test the state of P13, then output different values to ports 4 and 5 according to the test result.

P150

PORT 15

; Skip if bit 3 of port 1 is 1 SKT PORT1.3 MOV XA, #18H ; XA ← 18H] Consecutive MOV XA, #14H ; XA ← 14H

P153

SEL MB15 ; or CLR1 MBE OUT PORT4, XA ; Ports 5 and 4 \leftarrow XA

FFFH

2. SET1 PORT4.@L ; Set the bit of ports 4 to 7 specified by the L register to 1



Table 4-1 I/O Pin Manipulation Instructions

	Port 0	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15
IN A, PORTn ^{Note 1}								C)						!	
IN XA, PORTnNote 1	_	_	_	_))	_	_	_	_	_	_	_	-
OUT PORTn.A ^{Note 1}	_	_			C)			_			C)			_
OUT PORTn.XANote 1	_	O))	_	-	_	-	_	_	_	_	
SET1 PORTn.bit	_	_)			_			C)			_
SET1 PORTn.@LNote 2	_	_)			_			C)			_
CLR1 PORTn.bit	_	_			C)			_			C)			_
CLR1 PORTn.@LNote 2	_	_			C)			_			C)			_
SKT PORTn.bit								C)							
SKT PORTn.@LNote 2								C)							
SKF PORTn.bit								C)							
SKF PORTn.@LNote 2								C)							
MOV1 CY, PORTn.bit						Ο										
MOV1 CY, PORTn.@LNote 2								C)							
MOV1 PORTn.bit, CY	_	l)						C)			
MOV1 PORTn.@L, CYNote 2	_	_			C)			_			C)			_
AND1 CY, PORTn.bit								C)							
AND1 CY, PORTn.@LNote 2								C)							
OR1 CY, PORTn.bit								C)							
OR1 CY, PORTn.@LNote 2								C)							
XOR1 CY, PORTn.bit								C)							
XOR1 CY, PORTn.@LNote 2								C)							

Notes 1. Before an instruction is executed, MBE must be set to 0, or MBS must be set to 15 when MBE is 1.

2. The lower 2 bits of an address and a bit address are specified indirectly with the L register.



(1) Types, features, and configurations of digital I/O ports

Table 4-2 lists the types of digital I/O ports.

Fig. 4-2 through 4-8 present the configurations of the ports.

Table 4-2 Types and Features of Digital Ports

Port name	Function	Operation a	nd feature	Remarks
PORT0	4-bit input	Allows read and test at a the operation modes o	, ,	Also used as INT4, SCK0, SO0/ SB0, and SI0/SB1.
PORT1				Also used as INT0 to INT2, and TI0.
PORT2	4-bit I/O	Allows input or output of 4 bits.	mode setting in units	Also used as PTO0, PCL, and BUZ.
PORT3 ^{Note}		Allows input or output of 1 or 4 bits.	mode setting in units	_
PORT4 ^{Note}		I		The use of pull-up resistors can
PORT5 ^{Note}	nel open-drain 10 V)	mode setting in units of 4 bits.	paired, allowing data I/O in units of 8 bits.	be specified by mask options in units of bits.
PORT6	4-bit I/O	Allows input or output mode setting in units of 1 or 4 bits.	1	Also used as KR0 to KR3.
PORT7		Allows input or output mode setting in units of 4 bits.		Also used as KR4 to KR7.
PORT8	4-bit input	Allows read and test at a		Also used as PPO, SCK1, SO1, and SI1.
PORT9	4-bit I/O	Allows input or output of 4 bits.	mode setting in units	The use of a pull-down resistor can be specified by a mask option in units of bits.
PORT10	4-bit I/O	Allows input or output	mode setting in units	_
PORT11		of 4 bits.		
PORT12	4-bit I/O (N-chan-		mode setting in units	The use of pull-up resistors can
PORT13	nel open-drain 10 V)	of 4 bits.		be specified by mask options in units of bits.
PORT14				umio Of Dito.
PORT15	4-bit input	Allows read and test at a the operation modes o		Also used as AN4 to AN7.

Note This port can directly drive the LED.

P10 is also used as an external vectored interrupt input pin. This input is provided with a noise eliminator. (See **Section 5.2** for details.)

The use of pull-up resistors can be specified for ports 0 (excluding pin P00/INT4), 1 to 3, 6, and 7 by software.



(2) Setting the I/O mode

As shown in Fig. 4-9, the I/O mode for each I/O port is set with the port mode register.

Each port functions as an input port when the corresponding bit of the port mode register is set to 0, and functions as an output port when the same bit is set to 1.

An 8-bit memory manipulation instruction is used to set port mode register group A, B, or C.

The generation of a RESET signal clears all the bits of each port mode register to 0. This means that the output buffers are set off and all ports function in the input mode.


Internal SCK0 SI0 SCKO INT4 SO0 P01 output latch Pull-up Selector Selector resistor 8 CSIM0 Bit 0 of POGA O P00/INT4 O P01/SCK0 O P02/S00/SB0 O P03/SI0/SB1 Output buffer which can Input buffer be switched to either V_{DD} push-pull output or N-ch open-drain output Pull-up resistor Internal bus Bit 1 of POGA Φ or fx/64 Input buffer Noise elimination O P10/INT0 circuit O P11/INT1 O P12/INT2 O P13/TI0 Input buffer with hysteresis TI0 INT2 INT1 INT0 SO1 SCK1 Internal SCK1 SI1 PPO CSIM1 O P80/PPO ○ P81/SCK1 O P82/SO1 O P83/SI1 Input buffer

Fig. 4-2 Configuration of Ports 0, 1, and 8

Input buffer PMmn = 0Pull-up resistor MPX PMmn = 1Bit m of POGA Output buffer Internal bus Output latch Pmn **PMmn** m = 3, 6 n = 0 to 3Bit of port mode register group A

Fig. 4-3 Configuration of Ports 3n and 6n (n = 0 to 3)








Fig. 4-5 Configuration of Ports 4, 5, 12, 13, and 14

Bit 1 of port mode register group C

PM9

Output buffer

O P90

OP91

Input buffer

NPM9 = 1

PM9 = 0

Pull-down resistors (mask option)

Fig. 4-6 Configuration of Port 9

NEC μ PD75517(A)




Fig. 4-7 Configuration of Ports 10 and 11

Fig. 4-8 Configuration of Port 15








Fig. 4-9 Formats of Port Mode Registers


(a) Port mode register group A



(b) Port mode register group B



(c) Port mode register group C



Note To develop a program, these bits must be set to 0. They correspond to PM8 and PM15. While this chip is an input-only device, an emulator has I/O ports.



(3) Operation of digital I/O ports

When an instruction is executed, the operation of the port and pins depends on the I/O mode setting, as listed in Table 4-3.

Table 4-3 I/O Port Operations by I/O Instructions

	Input mode corresponding bit in the mode register is 0 [Output buffer is off]	Input mode corresponding bit in the mode register is 1 [Output buffer is on]
When a 1-bit test instruction, 4-, or 8-bit instruction is executed	Receives data on certain pins.	Receives the contents of the output latch.
When a 4-, 8-bit output instruction is executed	Transfers data in the accumulator to the output latch.	Outputs data in the accumulator to output pins.
When a 1-bit output instruction Note is executed	The contents of the output latch are undefined.	Changes the output pin state according to the instruction.

Note Instruction such as SET1 PORTn.bit or CLR1 PORTn.bit



(4) Use of pull-up and pull-down resistors


Ports 0 (excluding pin P00/INT4), 1 to 3, 6, and 7 can be provided with pull-up resistors by software. Ports 4, 5, and 12 to 14 can be provided with pull-up resistors by mask options. Port 9 can also be provided with pull-down resistors by mask options.

Table 4-4 Specifying the Use of Pull-Up and Pull-Down Resistors

Port (pin name)	Specifying the use of pull-up and pull-down resistor	Bit in POGA
Port 0 (P01-P03)Note	The use of pull-up resistors is specified in units of 3 bits by software.	bit 0
Port 1 (P10-P13)	The use of pull-up resistors is specified in units of 4 bits	bit 1
Port 2 (P20-P23)	by software.	bit 2
Port 3 (P30-P33)		bit 3
Port 6 (P60-P63)		bit 6
Port 7 (P70-P73)		bit 7
Port 4 (P40-P43)	The use of pull-up resistors is specified in units of bits	_
Port 5 (P50-P53)	by mask options.	
Port 12 (P120-P123)		
Port 13 (P130-P133)		
Port 14 (P140-P143)		
Port 9 (P90-P93)	The use of pull-down resistors is specified in units of bits by mask options.	_

Note The P00 pin cannot be provided with a pull-up resistor.

Fig. 4-10 Format of the Register Group A Specifying the Use of Pull-Up Resistors





4.2 CLOCK GENERATOR

(1) Configuration of the clock generator

The clock generator supplies various clock signals to the CPU and peripheral hardware. Fig. 4-11 shows the configuration of the clock generator.

• Basic interval timer (BT) XT1 • Timer/event counter • Serial interface Subsystem fхт · Clock timer ➤ Clock timer clock generator · Clock output circuit XT2 . Timer/pulse A/D converter generator X1 1/8 to 1/4096 Main system Frequency divider clock generator X2 1/2 1/4 1/16 Selec-Oscillator tor disable SCC Frequency signal divider SCC3 Selector **-** Φ CPU SCC0 clock Internal bus PCC PCC0 PCC1 4 HALT F/F PCC2 HALT Note PCC3 STOP Note \overline{Q} PCC2, PCC3 clear signal STOP F/F Wait release signal from BT Q S RESET signal R Standby release signal from interrupt control circuit

Fig. 4-11 Block Diagram of the Clock Generator

Note Instruction execution

Remarks 1. fx : Main system clock frequency

2. fxt : Subsystem clock frequency

3. PCC: Processor clock control register

4. SCC: System clock control register



(2) Functions of the clock generator

The clock generator generates the clock signals listed below, and controls the standby mode and other CPU operation modes.

- · Main system clock fx
- Subsystem clock fxT
- CPU clock Φ
- · Clocks for peripheral hardware

The operation of the clock generator is determined by the processor clock control register (PCC) and system clock control register (SCC). The clock generator functions and operates as described below.

- (a) The generation of a $\overline{\text{RESET}}$ signal selects the lowest-speed mode $\overline{\text{Note 1}}$ for the main system clock. (PCC = 0, SCC = 0)
- (b) When the main system clock is selected, the PCC can be set to select one of four CPU clocks Note 2.
- (c) When the main system clock is selected, the two standby modes, STOP mode and HALT mode, are available
- (d) The SCC can be set to select the subsystem clock for very low-speed, low-current operation (122 μ s: at 32.768 kHz). In this case, the PCC set value does not affect the CPU clock signal.
- (e) When the subsystem clock is selected, main system clock generation can be stopped with the SCC. In addition, the HALT mode can be used, but the STOP mode cannot be used. (Subsystem clock generation cannot be stopped.)
- (f) Clocks for peripheral hardware are produced by dividing the main system clock signal. Only to the watch timer, the subsystem clock can be directly supplied so that the watch and buzzer output functions can operate continuously even in a standby mode.
- (g) When the subsystem clock is selected, the watch timer can operate normally, but other hardware cannot be used because they operate with the main system clock.
- **Notes 1.** 10.7 μ s (at 6.0 MHz) or 15.3 μ s (at 4.19 MHz)
 - 2. $0.67 \mu s$, $1.33 \mu s$, $2.67 \mu s$, $10.7 \mu s$ (at 6.0 MHz), or $0.95 \mu s$, $1.91 \mu s$, $3.82 \mu s$, $15.3 \mu s$ (at 4.19 MHz)

(3) Processor clock control register (PCC)

The PCC is a 4-bit register for selecting a CPU clock with the low-order two bits and for selecting a CPU operation mode with the high-order two bits. (See Fig. 4-12.)

When bit 3 or bit 2 is set to 1, the standby mode is set. When this is released by the standby release signal, these bits are automatically cleared to return to the normal operation mode. (See **Chapter 6** for detailed information.)

A 4-bit memory manipulation instruction is used to set the low-order two bits of the PCC. (The high-order two bits are set to 0.)

Bit 3 and bit 2 are set to 1 using the STOP instruction and HALT instruction, respectively.

The STOP instruction and HALT instruction can be executed regardless of MBE setting.

A CPU clock can be selected only when the main system clock is used for operation. When the subsystem clock is selected for operation, the low-order two bits of the PCC are invalidated, and $fx\tau/4$ is automatically set. The STOP instruction can be executed only when the main system clock is used for operation.

The generation of a RESET signal clears the PCC to 0.

Examples 1. The machine cycle is set to 0.95 μ s (at 4.19 MHz).

SEL MB15

MOV A, #0011B

MOV PCC, A


2. The STOP mode is set. (A STOP instruction or HALT instruction must always be followed by an NOP instruction.)

STOP

NOP



Fig. 4-12 Format of the Processor Clock Control Register



CPU clock selection bit Operation with fx = 6.0 MHz

			SCC = C () indicates fx =		SCC = 1 () indicates f xτ = 32.768 kHz			
			CPU clock frequency	1 machine cycle	CPU clock frequency	1 machine cycle		
\dashv	0	0	$\Phi = fx/64 (93.7 \text{ kHz})$	10.7 μs	$\Phi = fxT/4 (8.192 \text{ kHz})$	122 μs		
	0	1	$\Phi = fx/16 (375 \text{ kHz})$	2.67 μs	Not to be set			
	1	0	$\Phi = fx/8 (750 \text{ kHz})$	1.33 µs	$\Phi = fxT/4 (8.192 \text{ kHz})$	122 µs		
	1	1	$\Phi = fx/4 (1.5 \text{ MHz})$	0.67 μs	₩ - 1/1/4 (U.132 KHZ)	122 μ5		

Operation with fx = 4.19 MHz

			SCC = 0 () indicates $fx = 0$		SCC = 1 () indicates f xτ = 32.768 kHz				
	CPU clock frequen		CPU clock frequency	1 machine cycle	CPU clock frequency	1 machine cycle			
+	0	0	$\Phi = fx/64 (65.5 \text{ kHz})$	15.3 µs	$\Phi = fxT/4 (8.192 \text{ kHz})$	122 μs			
	0	1	$\Phi = fx/16 (262 \text{ kHz})$	3.82 µs	Not to be set				
	1	0	$\Phi = fx/8 (524 \text{ kHz})$	1.91 _{µs}	$\Phi = fxT/4 (8.192 \text{ kHz})$	122 µs			
	1	1	$\Phi = fx/4 (1.05 \text{ MHz})$	0.95 μs	$\Psi = 1 \times 1/4 \text{ (O. 192 KHZ)}$	122 μ5			

Remarks 1. fx : Output frequency from the main system clock oscillator

2. fx: Output frequency from the subsystem clock oscillator

CPU operation mode control bits

0	0	Normal operation mode						
0	1	HALT mode						
1	0	STOP mode						
1	1	Not to be set						

(4) System clock control register (SCC)

The SCC is a 4-bit register for selecting CPU clock Φ with the least significant bit and for controlling the termination of main system clock generation with the most significant bit. (See **Fig. 4-13**.)

SCC.0 and SCC.3 are located at the same data memory address, but both bits cannot be changed at the same time. Accordingly, SCC.0 and SCC.3 are set using bit manipulation instructions. SCC.0 and SCC.3 can be manipulated regardless of MBE setting.

Main system clock generation can be terminated by setting SCC.3 only when the subsystem clock is used for operation. The STOP instruction must be used for generation termination when the main system clock is used for operation.

The generation of a RESET signal clears the SCC to 0.

Address Symbol FB7H SCC3 SCC0 SCC SCC3 SCC0 CPU clock frequency Main system clock operation 0 0 Main system clock Can oscillate Λ 1 Subsystem clock 1 0 Not to be set 1 1 Subsystem clock Oscillation stopped

Fig. 4-13 Format of the System Clock Control Register

- Cautions 1. A time period of up to 1/fxT is needed to change the system clock. This means that to terminate main system clock generation, SCC.3 must be set when the machine cycles indicated in Table 4-5 or more have elapsed after the clock is switched from the main system clock to the subsystem clock.
 - 2. When the main system clock is used for operation, setting SCC.3 to stop clock generation does not enter the normal STOP mode.
 - When SCC.3 is set to 1, the X1 input pin is connected to Vss (GND electric potential) to prevent leakage in the crystal oscillator. When an external clock is used as the main system clock, never set SCC.3 to 1.
 - 4. When the four bits of PCC are set to 0001B (Φ = fx/16), do not set SCC.0 to 1. Before switching the main system clock to the subsystem clock, be sure to manipulate the PCC bits so other than 0001B is set. When the system operates on the subsystem clock, the PCC bits must also be other than 0001B.



(5) System clock oscillator


The main system clock oscillator operates with a crystal (6.0 MHz standard) or ceramic resonator connected to the X1 and X2 pins.

An external clock can also be input.

Fig. 4-14 External Circuitry for the Main System Clock Oscillator

(a) Crystal/ceramic oscillation

(b) External clock




The subsystem clock oscillator operates with a crystal resonator (32.768 kHz standard) connected to the XT1 and XT2 pins.

An external clock can also be input.

Fig. 4-15 External Circuitry for the Subsystem Clock Oscillator

(a) Crystal oscillation

(b) External clock



A caution on connecting the oscillator is described on the next page.

Caution When the main system clock or subsystem clock oscillator is used, conform to the following guidelines when wiring at the shaded portions of Fig. 4-14 and 4-15 to eliminate the influence of the wiring capacity.

- · The wiring must be as short as possible.
- Other signal lines must not run in these areas. Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that
 of Vss. It must not be grounded to ground patterns carrying a large current.
- · No signal must be taken from the oscillator.

When the subsystem clock is used, pay special attention to its wiring; the subsystem clock oscillator has low amplification to minimize current consumption and is more likely to malfunction due to noise than the main system clock oscillator.



(6) Time required to change the system clock and CPU clock

The system clock and CPU clock can be changed by using the least significant bit of the SCC and the low-order two bits of the PCC. This switching is not performed immediately after the contents of the registers are rewritten, but the system operates with the previous clock for some machine cycles. Accordingly, after this time period, the STOP instruction must be executed or SCC.3 must be set to 1 to terminate main system clock generation.

Table 4-5 Maximum Time Required to Change the System Clock and CPU Clock

Setting before switching Setting after switching								vitching	9								
SCC	PCC	PCC	SCC0	PCC1	PCC0	SCC0	PCC1	PCC0	SCC0	PCC1	PCC0	SCC0	PCC1	PCC0	SCC0	PCC1	PCC0
0	1	0	0	0	0	0	0	1	0	1	0	0	1	1	1	×	×
	0	0				1 machine cycle 1 machine cycle						1 machine cycle			fx /64fxT machine cycles (3 machine cycles)		
0	0 1 4 machine cycles					4 mac	hine cy	/cles	4 machine cycles			Not to be set					
	1	0	8 macl	hine cy	/cles	8 mac	machine cycles						hine c	ycles	fx/8fxT machine cycles (23 machine cycles)		
	1	1	16 ma	chine o	cycles	16 ma	chine (cycles	16 machine cycles						fx/4fxT machine cycles (46 machine cycles)		
1	×	×	1 macl	hine cy	/cle	Not to	Not to be set			hine cy	/cle	1 machine cycle					

Remarks 1. Time enclosed in parentheses is required when fx = 6.0 MHz and fxT = 32.768 kHz.


- 2. x: Don't care
- 3. CPU clock Φ is supplied to the CPU. The reciprocal of this frequency is a minimum instruction time (defined as one machine cycle in this manual).

Caution When the four bits of PCC are set to 0001B (Φ = fx/16), do not set SCC.0 to 1. Before switching the main system clock to the subsystem clock, be sure to manipulate the PCC bits so other than 0001B is set. When the system operates on the subsystem clock, the PCC bits must also be other than 0001B.

(7) Procedure for changing the system clock and CPU clock

The procedure for changing the system clock and CPU clock is explained using Fig. 4-16.

Fig. 4-16 Changing the System Clock and CPU Clock



- ① The generation of a RESET signal starts CPU operation at the lowest speed of the main system clockNote 1 after a wait timeNote 2 for stable oscillation.
- ② The PCC is rewritten for highest-speed operation after a time elapse which is sufficient for the voltage on the VDD pin to be high enough for highest-speed operation.
- The removal of commercial power is detected using, for example, an interrupt input (INT4 is useful), then SCC.0 is set to operate with the subsystem clock. (In this case, the start of subsystem clock generation must be confirmed beforehand.) After a time (32 machine cycles) required to switch to the subsystem clock elapses, SCC.3 is set to terminate main system clock generation.
- After detecting the input of commercial power by using an interrupt, SCC.3 is cleared to start main system clock generation. After a time required for stable generation, SCC.0 is cleared to operate at highest speed.

Notes 1. 10.7 μ s (at 6.0 MHz) or 15.3 μ s (at 4.19 MHz)

2. 21.8 ms (at 6.0 MHz) or 31.3 ms (at 4.19 MHz)



4.3 CLOCK OUTPUT CIRCUIT

(1) Configuration of the clock output circuit

Fig. 4-17 shows the configuration of the clock output circuit.


(2) Functions of the clock output circuit

The clock output circuit outputs a clock pulse signal on the P22/PCL pin for remote control or for supplying clock pulses to a peripheral LSI device.

The procedure for outputting a clock pulse signal is as follows:

- (a) Select a clock output frequency, and disable clock output.
- (b) Write a 0 in the P22 output latch.
- (c) Set the output mode for port 2.
- (d) Enable clock output.

Fig. 4-17 Configuration of the Clock Output Circuit



Remark The clock output circuit is designed so that pulses with short widths do not appear in enabling or disabling clock output.

(3) Clock output mode register (CLOM)

The CLOM is a 4-bit register to control clock output.

The CLOM is set with a 4-bit memory manipulation instruction. No read operation is allowed on this register.

Example CPU clock Φ is output on the PCL/P22 pin.

SEL MB15 ; or CLR1 MBE

MOV A, #1000B MOV CLOM, A

The generation of a RESET signal clears the CLOM to 0, disabling clock output.

Address Symbol 3 0 2 CLOM3 0 CLOM1 CLOM0 FD0H CLOM Clock output frequency selection bit (Frequency when fx = 6.0 MHz) Φ Output $^{\mbox{Note}}$ (1.50 MHz, 750 kHz, 375 kHz, 93.7 kHz) 0 1 Output $fx/2^3$ (750 kHz) 0 Output fx/24 (375 kHz) 0 1 Output fx/2⁶ (93.7 kHz) (Frequency when fx = 4.19 MHz) Φ Output Note (1.05 MHz, 524 kHz, 262 kHz, 65.5 kHz) 0 Output fx/2³ (524 kHz) 0 1 Output fx/2⁴ (262 kHz) 1 0 Output fx/2⁶ (65.5 kHz) **Note** Φ is the CPU clock supply selected by PCC. Clock output enable/disable bit Output disable 1 Output enable

Fig. 4-18 Format of the Clock Output Mode Register

Caution Be sure to write a 0 in bit 2 of the CLOM.



(4) Application to remote control output

The clock output function of the μ PD75517(A) is applicable to remote control output. The frequency of the carrier for remote control output is selected by the clock frequency select bit of the clock output mode register. Pulse output is enabled or disabled by controlling the clock output enable/disable bit by software. The clock output circuit is designed so that pulses with short widths do not appear in enabling or disabling clock output.

PCL pin output

Fig. 4-19 Application to Remote Control Output



4.4 BASIC INTERVAL TIMER

(1) Configuration of the basic interval timer

Fig. 4-20 shows the configuration of the basic interval timer.

(2) Basic interval timer functions

The basic interval timer provides the following functions:

- (a) Interval timer operation that generates a reference time interrupt
- (b) Application of watchdog timer for detecting program crashes
- (c) Selection of a wait time for releasing the standby mode, and counting
- (d) Reading the count value

From the clock generator Clear signal Clear signal fx/2⁵ Set $fx/2^7$ signal Basic interval timer BT interrupt MPX (8-bit frequency divider circuit) request flag Vectored fx/2⁹ interrupt request signal $fx/2^{12}$ ВТ **IRQBT** Wait release signal for standby release втм3 BTM2 BTM1 BTM0 BTM SET1 Note 8 Internal bus

Fig. 4-20 Configuration of the Basic Interval Timer

Note Instruction execution



(3) Basic interval timer mode register (BTM)

BTM is a 4-bit register that controls operation of the basic interval timer.

The BTM contents are set by using a 4-bit memory manipulation instruction.

Bit 3 can be independently set using a bit manipulation instruction.

When bit 3 is set to 1, the contents of the basic interval timer are cleared, and the basic interval timer interrupt request flag (IRQBT) is also cleared (to start the basic interval timer).

The generation of a RESET signal clears the contents to 0, and the longest interrupt request signal generation interval time is set.

Examples 1. Set the interrupt generation interval to 1.95 ms (4.19 MHz).

SEL MB15 ; or CLR1 MBE

MOV A, #1111B


MOV BTM, A ; BTM \leftarrow 1111B

2. Clear BT and IRQBT (application of the watchdog timer)

SEL MB15 ; or CLR1 MBE

SET1 BTM.3 ; Set bit 3 of BTM to 1

Fig. 4-21 Format of the Basic Interval Timer Mode Register





(4) Operation of the basic interval timer

The basic interval timer (BT) is always incremented by the clock supplied from the clock generator, and when it overflows, the interrupt request flag (IRQBT) is set. The count operation of BT cannot be stopped. One of four interrupt generation intervals can be selected by setting BTM. (See **Fig. 4-21**.)

The basic interval timer and the interrupt request flag can be cleared by setting bit 3 of BTM to 1 (instruction for starting as an interval timer).

The count status can be read by using an 8-bit manipulation instruction. No data can be loaded to the timer.

Caution When reading the count value of the basic interval timer, execute a read instruction twice so that unstable data which has been counted will not be read. If the two read values are reasonable, use the second one as the result. If the two read values are far apart, retry from the beginning.

Example Read the count value of BT.

SKE XA, BC

LOOP

stops the operation of the CPU until the basic interval timer overflows.

BR

SET1 MBE
SEL MB15
MOV HL, #BT ; Set the BT address in HL
LOOP: MOV XA, @HL ; First read
MOV BC, XA
MOV XA, @HL ; Second read

To allow the system clock to stabilize after releasing the STOP mode, a wait function is available which

The wait time after generation of a RESET signal is fixed. On the other hand, a wait time can be selected by setting BTM when releasing the STOP mode with an interrupt occurrence. In this case, the wait times are the same as the interval times shown in Fig. 4-21. BTM must be set before the STOP mode is set. (For details, see **Chapter 6.**)

4.5 CLOCK TIMER

(1) Clock timer

The μ PD75517(A) contains one channel for a clock timer. Fig. 4-22 shows the configuration of the timer.

(2) Clock timer functions

- (a) The clock timer sets the test flag (IRQW) every 0.5 seconds. The standby mode can be released with IRQW.
- (b) Either the main system clock or subsystem clock can produce 0.5-second intervals.
- (c) The fast-forward mode produces an interval 128 times faster (3.91 ms), which is useful for program debugging and testing.
- (d) A fixed frequency (2.048 kHz) can be output to the P23/BUZ pin, so that it can be used for sounding the buzzer and system clock frequency trimming.
- (e) The frequency divider can be cleared, so the clock can start from zero seconds.

Caution When the main system clock operates at 6.0 MHz, a time interval of 0.5 s cannot be produced. Before producing this time interval, the main system clock must be changed to the subsystem clock.




Fig. 4-22 Block Diagram of the Clock Timer

Remark The values in parentheses are for fx = 4.194304 MHz and fxT = 32.768 kHz



(3) Clock mode register

The clock mode register (WM) is an 8-bit register that controls the clock timer, and that is set with an 8-bit memory manipulation instruction. Fig. 4-23 shows the format.

The generation of a $\overline{\text{RESET}}$ signal clears all bits to 0.

Example Use the main system clock (4.19 MHz) for setting time, and enable buzzer output.

CLR1 MBE

MOV XA, #84H

MOV WM, XA ; Set WM

Fig. 4-23 Format of the Clock Mode Register

Address	7	6	5	4	3	2	1	0	Symbol .
F98H	WM7	0	0	0	0	WM2	WM1	WM0	WM

Count clock (fW) selection bit

WM0	0	Selects divided system clock output: $\frac{f_X}{128}$
	1	Selects subsystem clock: fxT

Operation mode selection bit

WM1	0	Normal clock mode ($\frac{f_W}{2^{14}}$: sets IRQW at 0.5 s)
	1	Advanced clock mode ($\frac{f_W}{2^7}$: sets IRQW at 3.91 ms)

Clock operation enable/disable bit

WM2	0	Disables clock operation (clears the frequency dividing circuit)
	1	Enables clock operation

BUZ output enable/disable bit

WM7	0	Disables BUZ output
	1	Enables BUZ output



4.6 TIMER/EVENT COUNTER

(1) Configuration of the timer/event counter

The μ PD75517(A) contains one channel of timer/event counter, which is configured as shown in Fig. 4-24.

(2) Functions of the timer/event counter

The timer/event counter has the following functions.

- (a) Programmable interval timer operation
- (b) Output of a square wave at a given frequency to the PTO0 pin
- (c) Event counter operation
- (d) Frequency divider operation that divides TI0 pin input by N and outputs the result to the PTO0 pin
- (e) Supply of serial shift clock signal to a serial interface circuit
- (f) Function of reading the state of counting

(3) Timer/event counter mode register (TM0) and timer/event counter output enable flag (TOE0)

The timer/event counter mode register (TM0) is an 8-bit register for controlling the timer/event counter. Fig. 4-25 shows its format.

An 8-bit memory manipulation instruction is used to set the timer/event counter mode register.

Bit 3 is the timer start bit, and can be set independently of the other bits. Bit 3 is automatically reset to 0 when the timer starts operation.

Examples 1. The timer is started in the interval timer mode with CP = 4.09 kHz.

SEL MB15 ; or CLR1 MBE

MOV XA, #01001100B

MOV TM0, XA ; TM0 \leftarrow 4CH

2. The timer is restarted according to the setting of the timer/event counter mode register.

SEL MB15 ; or CLR1 MBE SET1 TM0.3 ; TM0.bit3 \leftarrow 1

The generation of a RESET signal clears all bits to 0.


The timer/event counter output enable flag (TOE0) enables or disables output of the timer out F/F (TOUT F/F) status to the PTO0 pin.

The timer out F/F (TOUT F/F) is inverted by a match signal transmitted from the comparator.

The timer out F/F is reset when an instruction sets bit 3 of the timer mode register (TM0).

The generation of a RESET signal clears the TOE0 and TOUT F/F to 0.

Fig. 4-24 Block Diagram of the Timer/Event Counter




Note Instruction execution

Symbol Address 7 6 5 3 2 0 4 1 TM06 TM05 TM04 TM03 TM02 FA0H TM0 Operation mode Count operation Halts (retains the contents of counting) Count operation Timer start specification bit When "1" is written to this bit, the counter and the IRQT0 flag are cleared. Count operation starts if bit 2 has been set to 1. Count pulse (CP) select bit (Frequency when fx = 6.0 MHz) TM06 TM05 TM04 Count pulse (CP) 0 0 0 TI0 input rising edge 0 0 1 TIO input falling edge fx/2¹⁰ (5.86 kHz) 0 0 1 $fx/2^8$ (23.4 kHz) 1 0 1 fx/2⁶ (93.8 kHz) 1 1 0 fx/2⁴ (375 kHz) 1 1 1 Other setting Not to be set (Frequency when fx = 4.19 MHz) TM06 TM05 TM04 Count pulse (CP) 0 0 0 TIO input rising edge 0 TIO input falling edge 0 1 fx/2¹⁰ (4.09 kHz) 0 1 0 fx/2⁸ (16.4 kHz) 1 0 1 fx/2⁶ (65.5 kHz) 1 1 0 1 fx/2⁴ (262 kHz) 1 1 Other setting Not to be set

Fig. 4-25 Format of the Timer/Event Counter Mode Register



Fig. 4-26 Format of the Timer/Event Counter Output Enable Flag



(4) Operation mode of the timer/event counter

The timer/event counter operates in the count operation disable mode or in the count operation mode, depending on the setting of the mode register.

The following operations are possible, regardless of the setting of the mode register:

- ① P13/TI0 pin signal input and test
- ② Output of the timer out F/F status to the PTO0
- 3 Setting of the modulo register (TMOD0)
- ④ Reading from the count register (T0)
- ⑤ Setting, clearing, and testing of the interrupt request flag (IRQT0)

(a) Count operation disable mode

This mode is set when bit 2 of TM0 is set to 0. In this mode, count operation is not performed because count pulse (CP) supply to the count register is stopped.

(b) Count operation mode

This mode is set when bit 2 of TM0 is set to 1. In this mode, a count pulse signal selected with bits 4 to 6 is supplied to the count register for count operation as shown in Fig. 4-28.

Timer operation is usually started in the following steps:

- ① A count value is set in the modulo register (TMOD0).
- ② An operation mode, count clock, and start instruction are set in the mode register (TM0).

An 8-bit data transfer instruction is used to set the modulo register.

Caution A value other than 0 must be set in the modulo register.

Example The value 3FH is set in the modulo register of channel 0.

SEL MB15 ; or CLR1 MBE

MOV XA, #3FH MOV TMOD0, XA

If the value set in the modulo register matches the contents of the count register, the match signal is generated. Then, the TOUT F/F is inverted, and the counter register is cleared.

The interval time of the generation of the match signal is calculated as follows:

(Set value of the modulo register + 1) \times resolution

The resolution is 1/count pulse frequency.

Table 4-6 indicates the resolution and maximum set time (when FFH is set in the modulo register), depending on a selected count pulse.

Table 4-6 Resolution and Maximum Set Time

(When	fx = 6.0) MHz)
-------	----------	--------

Мо	de regi	ster	Timer channel 0		
TM06	TM05	TM04	Resolution	Maximum set time	
1	0	0	171 μs	43.7 ms	
1	0	1	42.7 μs	10.9 ms	
1	1	0	10.7 μs	2.73 ms	
1	1	1	2.67 μs	683 μs	

(When fx = 4.19 MHz)

•	·							
Mode register			Timer channel 0					
TM06	TM05	TM04	Resolution	Maximum set time				
1	0	0	244 μs	62.5 ms				
1	0	1	61.1 μs	15.6 ms				
1	1	0	15.3 <i>μ</i> s	3.91 ms				
1	1	1	3.81 μs	977 μs				



Fig. 4-27 Operation in the Count Operation Mode





Fig. 4-28 Timing of Count Operation



4.7 TIMER/PULSE GENERATOR

(1) Timer/pulse generator functions

The μ PD75517(A) contains one channel for a timer/pulse generator that can be used as a timer or a pulse generator. It has the following functions:

(a) Functions available when the timer/pulse generator is used in the timer mode

- · 8-bit interval timer operation using one of five clock sources (occurrence of IRQTPG)
- · Square wave output to the PPO pin

(b) Functions available when the timer/pulse generator is used in the PWM pulse generation mode

- PWM pulse output to the PPO pin with an accuracy of 14 bits (applicable for electronic tuning when used as an D/A converter)
- Generation of interrupts at regular intervals (2¹⁵/fx)^{Note}

Note $2^{15}/fx = 5.46$ ms (at 6.0 MHz) or 7.81 ms (at 4.19 MHz)

If pulse output is unnecessary, the PPO pin can be used as a 1-bit output port.

Caution If the timer/pulse generator is operating when the STOP mode is set, it may malfunction. So the timer/pulse generator must be disabled with the mode register in advance.



(2) Timer/pulse generator mode register (TPGM)

The timer/pulse generator mode register (TPGM) is an 8-bit register that controls operation of the timer/pulse generator. Fig. 4-29 shows the format of the register.

TPGM is set with an 8-bit memory manipulation instruction.

Bit 3 enables or disables the transfer (reloading) of the timer/pulse generator modulo register (MODH and MODL) contents to the modulo latch. Bit 3 can be manipulated independently of the other bits.

By setting TPGM1 to 0, timer/pulse generator operation can be stopped to decrease current consumption. The generation of a $\overline{\text{RESET}}$ signal clears all bits to 0.

Fig. 4-29 Format of Timer/Pulse Generator Mode Register

Address	7	6	5	4	3	2	1	0	Symbol
F90H	TPGM7	_	TPGM5	TPGM4	TPGM3	0	TPGM1	TPGM0	TPGM
	Timer/pulse generator operation mode selection bit								
		TPGMO	0	Select	PWM pul	se gene	ration mo	de	

Select timer mode

Timer/nulse	aanaratar	oporation	anabla	/diaabla	hi+

TDGM1	0	Disable timer/pulse generator operation
I F GIVI I	1	Enable timer/pulse generator operation

Modulo register reload enable/disable bit

TDCM2	0	Disable reloading of modulo register
TF GIVIS	1	Enable reloading of modulo register

PPO output latch data

TDCM4	0	Output 0 to PPO output latch
1 PGIVI4	1	Output 1 to PPO output latch

PPO pin output selection bit static/pulse

TDCME	0	Static output on PPO pin
I PGIVIS F	1	Pulse output (square wave/PWM) on PPO pin

PPO pin output enable/disable bit

TDCM7	0	Disable output on PPO pin (high-impedance)
TPGIVI7	1	Enable output on PPO pin

NEC μ PD75517(A)

(3) Configuration and operation when the timer/pulse generator is used in the timer mode

Fig. 4-30 shows the configuration when the timer/pulse generator is used in the timer mode.

The timer mode is selected by setting bit 0 of TPGM to 1. In the timer mode, TPGM3 must be set to 1, allowing a modulo register to be reloaded at any time.

In the timer mode, a prescaler is selected with the modulo register L (MODL), and a frequency or interrupt interval value is set in the modulo register H (MODH). The timer starts when the TPGM1 is changed from 0 to 1.

Fig. 4-31 shows the operation timing for the MODH setting, and Table 4-7 shows the setting of a frequency or interrupt interval.

The output to the PPO pin can be switched between the square wave output and static output. To output a square wave, set TPGM5 and TPGM7 to 1.




Fig. 4-30 Block Diagram of the Timer/Pulse Generator (Timer Mode)



```
Example Set IRQTPG every 1.95 ms, and set the output high on the PPO pin.
         CLR1
                 MBE
                              ; or SEL MB15
         MOV
                 XA, #00100000B
         MOV
                 MODL, XA
         MOV
                 XA, #0FFH
         MOV
                 MODH, XA
         MOV
                 XA, #10011011B
         MOV
                 TPGM, XA
                               ; Timer start, PPO \leftarrow 1
```

Caution When the timer operating in the timer operation mode is stopped, IRQTPG may be set because T F/F is set. So, the timer must be stopped with an interrupt being disabled, then IRQTPG must be cleared.

Example DI CL

CLR1 MBE
MOV XA, #0
MOV TPGM, XA
CLR1 IRQTPG
EI

Fig. 4-31 Timer Mode Operation Timing




Table 4-7 Modulo Register Settings

(When fx = 6.0 MHz)

	МС	DL bits	2-6		Interrupt generation interval	Square wave output frequency
6	5	4	3	2	(fx = 6.0 MHz)	(fx = 6.0 MHz)
0	0	0	0	1	256 (N+1)/fx = 85.3 μs - 10.9 ms	fx/256 (N+1) = 91.6 Hz - 11.7 kHz
0	0	0	1	0	128 (N+1)/fx = 42.7 μ s - 5.46 ms	fx/128 (N+1) = 183 Hz - 23.4 kHz
0	0	1	0	0	64 (N+1)/fx = 21.3 μ s - 2.73 ms	fx/64 (N+1) = 366 Hz - 46.9 kHz
0	1	0	0	0	32 (N+1)/fx = 10.7 μ s - 1.37 ms	fx/32 (N+1) = 732 Hz - 93.8 kHz
1	0	0	0	0	16 (N+1)/fx = 5.33 μ s - 683 μ s	fx/16 (N+1) = 1465 Hz - 188 kHz

(When fx = 4.19 MHz)

	MC	DL bits	2-6		Interrupt generation interval	Square wave output frequency
6	5	4	3	2	(fx = 4.19 MHz)	(fx = 4.19 MHz)
0	0	0	0	1	256 (N+1)/fx = 122 μs - 15.6 ms	fx/256 (N+1) =64 Hz - 8 kHz
0	0	0	1	0	128 (N+1)/fx = 61.0 μs - 7.81 ms	fx/128 (N+1) = 128 Hz - 16 kHz
0	0	1	0	0	64 (N+1)/fx = 30.5 μs - 3.91 ms	fx/64 (N+1) = 256 Hz - 32 kHz
0	1	0	0	0	32 (N+1)/fx = 15.3 μs - 1.95 ms	fx/32 (N+1) = 512 Hz - 65 kHz
1	0	0	0	0	16 (N+1)/fx = 7.63 μs - 977 μs	fx/16 (N+1) = 1024 Hz - 131 kHz

Cautions 1. A value other than the above cannot be set in MODL. Bits 0, 1, and 7 must be set to 0.

2. N is the set value of MODH. 0 must not be set for N. Be sure to set a value from 1 to 255 for N.



(4) Configuration and operation when the timer/pulse generator is used in the PWM pulse generation mode Fig. 4-32 shows the configuration when the timer/pulse generator is used in the PWM pulse generation mode.

The PWM pulse generation mode is selected by setting TPGM0 to 0. TPGM5 and TPGM7 are set to 1 to enable pulse output. In the PWM mode, the PWM pulse signal can be output on the PPO pin, and IRQTPG can be set at intervals of a fixed time period ($2^{15}/fx = 5.46$ ms: at 6.0 MHz or $2^{15}/fx = 7.81$ ms: At 4.19 MHz). PWM pulses output by the μ PD75517(A) are active-low and have an accuracy of 14 bits. This pulse signal is applicable for electronic tuning and control of a DC motor when it is integrated by an external low-pass filter and is converted to analog voltage. (See **Fig. 4-33**.)

The PWM pulse signal is generated by combining the basic period determined by 2^{10} /fx and the secondary period by 2^{15} /fx so that the time constant of the external low-pass filter can be decreased.

Table 4-8 lists the basic and secondary periods by oscillator frequency.

 $f_X = 6.0 \text{ MHz}$ $f_X = 4.19 \text{ MHz}$ Basic period (2¹⁰/f_X) 171 μs 244 μs

Secondary period (2¹⁵/f_X) 5.46 ms 7.81 ms

Table 4-8 Basic and Secondary Periods

The low-level width of a PWM pulse depends on the 14-bit modulo latch value. The upper 8 bits of the modulo latch are transferred from the 8 bits of MODH, and the lower 6 bits of the latch are transferred from the upper 6 bits of MODL.

When the PWM pulse signal is converted to analog form, the voltage level of the analog output is obtained as follows:

$$V_{AN} = V_{ref} \times \frac{Value \text{ of modulo latch}}{2^{14}}$$

V_{ref}: Reference voltage of external switching circuitry

To prevent an incorrect PWM pulse from being output by unstable modulo latch data being rewritten, the μ PD75517(A) allows correct data to be written in MODH and MODL beforehand with 8-bit manipulation instructions, then in the 14-bit data which is to be transferred to the modulo latch at one time. This transfer is referred to as reloading, and it is controlled by TPGM3. If TPGM3 is 0, reloading is disabled, and if it is 1, reloading is enabled. Follow the procedure below to rewrite the modulo latch contents:

- (i) Clear TPGM3 to disable reloading.
- (ii) Change the MODH and MODL contents.
- (iii) Set TPGM3 to enable reloading.
- Cautions 1. If the modulo register H (MODH) is set to 0, the PWM pulse generator cannot function normally. So be sure to set MODH to a value from 1 to 255.
 - 2. If the lower 2 bits of the modulo register L (MODL) is read, the read result is unpredictable.
 - 3. If the modulo latch is changed in a shorter period than the PWM pulse basic period $2^{10}/fx$ (171 μ s: at 6.0 MHz or 244 μ s: at 4.19 MHz), PWM pulses do not change.

Example Decrease analog output voltage to the lowest level, then increase it to the highest level.

CLR1 MBE

MOV XA, #01H

MOV MODH, XA ; $MODH \leftarrow 01$

MOV XA, #00H

 $\mbox{MOV} \mbox{ MODL, XA} \qquad \qquad ; \mbox{ MODL} \leftarrow \mbox{00}$

MOV XA, #10101010B

MOV TPGM, XA ; Enable PWM pulse output

CLR1 TPGM.3 ; Disable reloading

MOV XA, #0FFH MOV MODH, XA MOV XA, #0FCH MOV MODL, XA

SET1 TPGM.3 ; Enable reloading

(5) Static output to the PPO pin

When pulse output is unnecessary, the PPO pin can be used as normal static output. In this case, the output data is set in TPGM4 with TPGM5 being set to 0 and TPGM7 to 1.



Internal bus 8 8 MODH MODL Modulo register H (8) Modulo register L (8) TPGM3 -MODH (8) MODL₇₋₂ (6) Modulo latch (14) Output buffer TPGM1 Selec-PWM pulse generator ⊕ PPO tor 1/2 Frequency divider INTTPG TPGM5 TPGM7 (IRQTPG set signal) $(2^{15}/fx = 5.46 \text{ ms}: 6.0 \text{ MHz})$ Note

Fig. 4-32 Block Diagram of the Timer/Pulse Generator (PWM Pulse Generation Mode)

Note At 4.19 MHz: $2^{15}/fx = 7.81 \text{ ms}$

PPO

PWM Switching circuit

Low-pass filter

Vax (analog voltage)

Fig. 4-33 Sample Configuration of D/A Conversion Using μ PD75517(A)



4.8 SERIAL INTERFACE (CHANNEL 0)

The μ PD75517(A) has two channels of serial interface: Channel 0 and channel 1. Table 4-9 lists the differences between channel 0 and channel 1.

Table 4-9 Differences between Channel 0 and Channel 1

Serial transfer mode, function		Channel 0	Channel 1
3-wire serial I/O	Clock selection	fx/2 ⁴ , fx/2 ³ , TOUT F/F, external clock	fx/2 ⁴ , fx/2 ³ , external clock
	Transfer method	Start bit switchable: MSB/LSB	Start bit: MSB
	Transfer end flag	Serial transfer end interrupt request flag (IRQCSI0)	Serial transfer end flag (EOT)
2-wire serial I/O		Available	Not available
Serial bus interface (SBI)			



4.8.1 Serial Interface (Channel 0) Functions

The clock synchronous 8-bit serial interface is contained in the μ PD75517(A) and has four modes.

The functions of the four modes are outlined below.

· Operation halt mode

This mode is used when serial transfer is not performed. This mode reduces power consumption.

Three-wire serial I/O mode

In this mode, 8-bit data is transferred through three lines: Serial clock (SCK0), serial output (SO0), and serial input (SI0).

The three-wire serial I/O mode allows full-duplex transmission, so data transfer can be performed at higher speed.

The user can choose 8-bit data transfer starting with the MSB or LSB, so devices starting with either the MSB or LSB can be connected.

The three-wire serial I/O mode enables connections to be made with the 75X series, 78K series, and many other types of peripheral I/O devices.

· Two-wire serial I/O mode

In this mode, 8-bit data is transferred through two lines: Serial clock (SCK0) and serial data bus (SB0 or SB1). By controlling output levels on the two lines by software, communication with multiple devices is enabled.

The output levels of SCK0 and SB0 (or SB1) can be controlled by software, so the user can match an arbitrary transfer format. This means that a line that has been required for handshaking to connect multiple lines can be eliminated for more efficient I/O port utilization.

· Serial bus interface (SBI) mode

In this mode, communication with multiple devices can be performed using two lines: Serial clock (SCKO) and serial data bus (SB0 or SB1).

This mode conforms to the NEC serial bus format.

In this mode, the transmitter can output, on the serial data bus, an address for selecting a device subject to serial communication, commands directed to the remote device, and data. The receiver can identify an address, commands, and data from received data by hardware. This function enables more efficient I/O port utilization as in the case of the two-wire serial I/O mode. In addition, this function can simplify the serial interface control portion of an application program.

4.8.2 Configuration of Serial Interface (Channel 0)

Fig. 4-34 shows the block diagram of the serial interface (channel 0).




Fig. 4-34 Block diagram of the Serial Interface (Channel 0)



4.8.3 Register Functions

(1) Serial operation mode register 0 (CSIM0)

Fig. 4-35 shows the format of serial operation mode register 0 (CSIM0).

CSIM0 is an 8-bit register which specifies a serial interface (channel 0) operation mode, serial clock, wakeup function, and so forth.

CSIM0 is manipulated using an 8-bit memory manipulation instruction. The higher three bits can be manipulated bit by bit. Each bit can be manipulated using its name.

Each bit may or may not allow read and/or write operation. (See **Fig. 4-35**.) Bit 6 allows bit test operation only; any data written to this bit is invalid.

When the RESET signal is input, this register is set to 00H.

Address Symbol 7 6 5 3 2 0 4 1 CSIE0 COI WUP CSIM04 CSIM03 CSIM02 CSIM01 CSIM00 FE0H CSIM0 Serial clock selection bit (W) Serial interface operation mode selection bit (W) Wake-up function specification bit (W) Signal from address comparator (R) Serial interface operation enable/disable specification bit (W)

Fig. 4-35 Format of Serial Operation Mode Register 0 (CSIM0) (1/3)

Remark (R): Read only

(W): Write only

Fig. 4-35 Format of Serial Operation Mode Register 0 (CSIM0) (2/3)

Serial clock selection bit (W)

CSIM01 CSIM00		Serial clock			
		3-wire serial I/O mode	SBI mode	2-wire serial I/O mode	SCK0 pin mode
0	0	External clock applied to SCKO pin			Input
0	1	Time/event counter output (T0)			Output
1	0	fx/2 ⁴ (262 kHz or 375 kHz) Note fx/2 ⁶ (65.5 kHz or			
1	1	fx/2 ³ (524 kHz c	or 750 kHz)Note	93.8 kHz) Note	

Note The values in parentheses are for fx = 4.19 MHz or 6.0 MHz.

Serial interface operation mode selection bit (W)

CSIM04	CSIM03	CSIM02	Operation mode	Bit sequence of shift register 0	SO0 pin function	SIO pin function
×	0	1	3-wire serial I/O mode	SIO07-0 ↔ XA (Transfer starting with MSB) SIO00-7 ↔ XA (Transfer starting with LSB)	SO0/P02 (CMOS output)	SI0/P03 (Input)
0	1	0	SBI mode	SIO0 ₇₋₀ ↔ XA (Transfer starting with MSB)	SB0/P02 (N-ch open-drain input/output)	P03 input
1					P02 input	SB1/P03 (N-ch open-drain input/output)
0	1	1	2-wire serial I/O mode	SIO0 ₇₋₀ ↔ XA (Transfer starting with MSB)	SB0/P02 (N-ch open-drain input/output)	P03 input
1					P02 input	SB1/P03 (N-ch open-drain input/output)

Remark x: Don't care

Wake-up function specification bit (W)

WUP	0	Sets IRQCSI0 each time serial transfer is completed in each mode.		
	1	Used in the SBI mode only to set IRQCSIO only when an address received after bus release matches		
		the data in the slave address register (wake-up state). SB0/SB1 goes to high-impedance state.		

Caution When WUP = 1 is set during BUSY signal output, BUSY is not released. In the SBI mode, the BUSY signal is output until the next falling edge of the serial clock (SCKO) appears after release of BUSY is directed. Before setting WUP = 1, be sure to confirm that the SBO (or SB1) pin is high after releasing BUSY.



Fig. 4-35 Format of Serial Operation Mode Register 0 (CSIM0) (3/3)

Signal from address comparator (R)

COINote	Condition for being cleared (COI = 0)	Condition for being set (COI = 1)	
	When the slave address register (SVA) does not match	When the slave address register (SVA) matches the	
	the data of the shift register	data of the shift register	

Note COI can be read only before serial transfer is started or after serial transfer is completed. An undefined value may be read during transfer.

COI data written by an 8-bit manipulation instruction is ignored.

Serial interface operation enable/disable specification bit (W)

		Shift register operation	Serial clock counter	IRQCSI0 flag	SO0/SB0, SI0/SB1 pin
CSIE0	0	Shift operation disabled	Cleared	Held	Used only for port 0
	1	Shift operation enabled	Count operation	Can be set.	Used in each mode as well as for port 0

Remarks 1. Each mode can be selected by setting CSIE0, CSIM03, and CSIM02.

CSIE0	CSIM03	CSIM02	Operation mode
0	×	×	Operation halt mode
1	0	×	Three-wire serial I/O mode
1	1	0	SBI mode
1	1	1	Two-wire serial I/O mode

2. The P01/SCK0 pin assumes the following state according to the setting of CSIE0, CSIM01, and CSIM00:

CSIE0	CSIM01	CSIM00	P01/SCK0 pin state
0	0	0	Input port
1	0	0	High impedance
0	1	0	High level output
0	0	1	
0	1	1	
1	1	0	Serial clock output (High level output)
1	0	1	
1	1	1	

Remarks 3. When clearing CSIE0 during serial transfer, use the following procedure:

- ① Disable interrupts by clearing the interrupt enable flag.
- ② Clear CSIE0.
- 3 Clear the interrupt request flag.

Examples 1. fx/ 2^4 is selected as the serial clock, serial interrupt IRQCSI0, is generated each time serial transfer is completed, and serial transfer is performed in the SBI mode with the SB0 pin used as the serial data bus.

SEL MB15 ; or CLR1 MBE

MOV XA, #10001010B

MOV CSIM0, XA ; CSIM0 \leftarrow 10001010B

2. Serial transfer dependent on the contents of CSIM0 is enabled.

SEL MB15 ; or CLR1 MBE

SET1 CSIE0



(2) Serial bus interface control register (SBIC)

Fig. 4-36 shows the format of the serial bus interface control register (SBIC).

SBIC is an 8-bit register consisting of bits for controlling the serial bus and flags for indicating the states of input data from the serial bus. SBIC is used mainly in the SBI mode.

SBIC is manipulated using a bit manipulation instruction. SBIC cannot be manipulated using a 4-bit or 8-bit memory manipulation instruction.

Each bit may or may not allow read and/or write operation. (See Fig. 4-36.)


When the RESET signal is input, this register is set to 00H.

Caution Only the following bits can be used in the three-wire and two-wire serial I/O modes:

• Bus release trigger bit (RELT): Sets the SO0 latch.

· Command trigger bit (CMDT): Clears the SO0 latch.

Fig. 4-36 Format of Serial Bus Interface Control Register (SBIC) (1/3)



Remark (R) : Read only

(W) : Write only(R/W): Read/write

Fig. 4-36 Format of Serial Bus Interface Control Register (SBIC) (2/3)

Bus release trigger bit (W)

RELT	Control bit for bus release signal (REL) trigger output.
	By setting RELT = 1, the SO0 latch is set to 1. Then the RELT bit is automatically cleared to 0.

Caution Never clear SB0 (or SB1) during serial transfer. Be sure to clear SB0 (or SB1) before or after serial transfer.

Command trigger bit (W)

CMDT	Control bit for command signal (CMD) trigger output.
	By setting CMDT = 1, the SO0 latch is cleared to 0. Then the CMDT bit is automatically cleared to 0.

Caution Never clear SB0 (or SB1) during serial transfer. Be sure to clear SB0 (or SB1) before or after serial transfer.

Bus release detection flag (R)

RELD	Condition for being cleared (RELD = 0)	Condition for being set (RELD = 1)
	 The transfer start instruction is executed. The RESET signal is entered. CSIE0 = 0 (See Fig. 4-35.) SVA does not match SIO0 when an address is received. 	The bus release signal (REL) is detected.

Command detection flag (R)

CMDD	Condition for being cleared (CMDD = 0)	Condition for being set (CMDD = 1)
	 The transfer start instruction is executed. The bus release signal (REL) is detected. The RESET signal is entered. CSIE0 = 0 (See Fig. 4-35.) 	The command signal (CMD) is detected.

Acknowledge trigger bit (W)

ACKT	When set after transfer, ACK is output in phase with the next SCKO. After ACK signal output, this bit is auto-
	matically cleared to 0.

- Cautions 1. Never set ACKT before or during serial transfer.
 - 2. ACKT cannot be cleared by software.
 - 3. Before setting ACKT, set ACKE = 0.

Acknowledge enable bit (R/W)

ACKE	0	Disables automatic output of the acknowledge signal (ACK). (Output by ACKT is possible.)				
	1	When set before transfer	ACK is output in phase with the 9th clock of SCK0.			
		When set after transfer	ACK is output in phase with SCK0 immediately following set instruction execution.			



Fig. 4-36 Format of Serial Bus Interface Control Register (SBIC) (3/3)

Acknowledge detection flag (R)

ACKD	Condition for being cleared (ACKD = 0)	Condition for being set (ACKD = 1)
	 The transfer start instruction is executed. The RESET signal is entered. 	The acknowledge signal $\overline{(ACK)}$ is detected (in phase with the rising edge of $\overline{SCK0}$).

Busy enable bit (R/W)

BSYE	0	 The busy signal is automatically disabled. Busy signal output is stopped in phase with the falling edge of SCK0 immediately after clear instruction execution.
	1	The busy signal is output after the acknowledge signal in phase with the falling edge of SCK0.

Examples 1. A command signal is output.

SEL MB15 ; or CLR1 MBE SET1 CMDT

2. RELD and CMDD are tested to identify the types of received data and the types of processing accordingly.

By setting WUP = 1, this interrupt routine is processed only when an address match is found.

SEL MB15

SKF RELD ; RELD test

BR !ADRS

SKT CMDD ; CMDD test

BR !DATA

CMD: ; Command analysis

DATA: ; Data processing

ADRS: ; Address decode

(3) Shift register (SIO0)

Fig. 4-37 shows the configuration of peripheral hardware of shift register 0. SIO0 is an 8-bit register which performs parallel-serial conversion and serial transfer (shift) operation in phase with the serial clock. Serial transfer is started by writing data to SIO0.

In transmission, data written to SIO0 is output on the serial output (SO0) or serial data bus (SB0/SB1). In reception, data is read from the serial input (SI0) or SB0/SB1 into SIO0.

Data can be read from or written to SIO0 by using an 8-bit manipulation instruction.

When the RESET signal is entered during operation, the value of SIO0 is undefined. When the RESET signal is entered in the standby mode, the value of SIO0 is preserved.

Shift operation is stopped after 8-bit transmission or reception is completed.




Fig. 4-37 Peripheral Hardware of Shift Register 0

The timing for reading SIO0 and start of serial transfer (writing to SIO0) is as follows:

- When the serial interface operation enable/disable bit (CSIE0) = 1. However, the case where CSIE0 is set to 1 after data is written to the shift register 0 is excluded.
- · When the serial clock is masked after 8-bit serial transfer
- SCKO is high.



(4) Slave address register (SVA)

The slave address register (SVA) has the two functions described below.

SVA is manipulated using an 8-bit manipulation instruction. SVA allows only write operation.

When the $\overline{\text{RESET}}$ signal is entered, the value of SVA is undefined. However, the value of SVA is preserved when the $\overline{\text{RESET}}$ signal is entered in the standby mode.

· Slave address detection

[In the SBI mode]

SVA is used when the μ PD75517(A) is connected as a slave device to the serial bus. SVA is an 8-bit register for a slave to set its slave address (number assigned to it). The master outputs a slave address to the connected slaves to select a particular slave. Two data values (a slave address output from the master and the value of SVA) are compared with each other by the address comparator. If a match is found, the slave is selected.

At this time, bit 6 (COI) of serial operation mode register 0 (CSIM0) is set to 1.

Cautions 1. Slave selection or nonselection state is detected by detecting a match for a slave address received after bus release (in the state of RELD = 1).

For this match detection, an address match interrupt (IRQCSI0) generated when WUP is set to 1 is usually used. So detect selection/nonselection state by slave address when WUP is set to 1.

2. When detecting selection/nonselection state without using an interrupt when WUP is 0, do not use the address match detection method. Instead, use transfer of commands set in advance in a program.

· Error detection

[In the two-wire serial I/O mode or SBI mode]

SVA detects an error in either of the following cases:

- When addresses, commands, or data is transferred with the μ PD75517(A) operating as the master
- When data is transferred with the μ PD75517(A) operating as a slave

4.8.4 Signals

Table 4-10 lists signals. Fig. 4-38 to 4-43 show operations of signals and flags.

Table 4-10 Various Signals (1/2)

Signal name	Output device	Definition	Timing chart	Condition for output	Flag operation	Meaning of signal
Bus release signal (REL)	Master	Rising edge of SB0 (SB1) when SCK0 = 1	SCK0 "H" SB0 (SB1)	RELT is set.	RELD is set. CMDD is cleared.	Indicates that CMD signal follows and data transmitted is address data.
Command signal (CMD)	Master	Falling edge of SB0 (SB1) when SCK0 = 1	SCK0 "H" SB0 (SB1)	CMDT is set.	CMDD is set.	(1) Data transmitted after REL signal output is address. (2) (Data transmitted, with REL signal not being output, is command.
Acknowledge signal (ACK)	Master/ slave	Low level signal output on SB0 (SB1) during one SCK0 clock cycle after serial reception is completed	SB0 (SB1) D0 READY	① ACKE = 1 ② ACKT is set.	ACKD is set.	Indicates completion of reception.
Busy signal (BUSY)	Slave	Low level signal output on SB0 (SB1) after acknowledge signal		• BSYE = 1	-	Indicates that serial transfer is disabled because processing is in progress.
Ready signal (READY)	Slave	High level signal output on SB0 (SB1) before serial transfer is started or after serial transfer is completed		1 BSYE = 0 2 Execution of instruction to write data to SIO0 (Transfer start request)	_	Indicates that serial transfar is enabled.

Table 4-10 Various Signals (2/2)

Signal name	Output device	Definition	Timing chart	Condition for output	Flag operation	Meaning of signal
Serial clock (SCK0)	Master	Synchronous clock for outputting address/command/data, ACK signal, synchronous BUSY signal, and so on. Address/command/data is output during first 8 clock cycles.	SCK0 1 2 7 8 9 10 SB0 (SB1) X X	Execution of instruction to write data to SIO0 when CSIE0 = 1 (serial transfer start request) Note 2	IRQCSI0 is set (on rising edge of 9th clock) Note 1	Timing of signal output on serial data bus
Address (A7 - A0)	Master	8-bit data transferred in phase with SCK0 after REL signal and CMD signal output	SCKO 1 2 7 8 SBO (SB1) REL CMD			Address of slave device on serial bus
Command (C7 - C0)	Master	8-bit data transferred in phase with SCK0 after only CMD signal is output, with REL signal not being output	SCK0 1 2 7 8 SB0 (SB1) CMD			Directions and messages to slave device
Data (D7 - D0)	Master/ slave	8-bit data transferred in phase with SCK0, with neither REL signal nor CMD signal being output	SCKO 1 2 7 8 SBO (SB1)			Data processed by slave or master

Notes 1. When WUP = 0, IRQCSI0 is always set on the 9th rising edge of $\overline{SCK0}$.

When WUP = 1, IRQCSI0 is set on the 9th rising edge of SCK0 only if a received address matches the value of the slave address register (SVA).

2. If the BUSY state is present, data transfer is started after the READY state is set.

Fig. 4-38 Operations of RELT, CMDT, RELD, and CMDD (Master)




Fig. 4-39 Operations of RELT, CMDT, RELD, and CMDD (Slave)





Fig. 4-40 Operation of ACKT




When set during this period

 $\label{lem:caution} \textbf{ Caution } \ \ \textbf{Do not set the ACKT until the transfer is completed}.$




Fig. 4-41 Operation of ACKE


(a) When ACKE = 1 at time of transfer completion




(b) When ACKE is set after transfer completion



(c) When ACKE = 0 at time of transfer completion




(d) When ACKE = 1 period is too short




When ACKE is set or cleared during this period, and ACKE = 0 at the falling edge of \overline{SCKO}

Fig. 4-42 Operation of ACKD

(a) When ACK signal is output during ninth SCK0 clock



(b) When ACK signal is output after ninth SCK0 clock



(c) Clear timing for case where start of transfer is requested during BUSY





Fig. 4-43 Operation of BSYE





4.8.5 Serial Interface (Channel 0) Operation

(1) Operation halt mode

The operation halt mode is used when serial transfer is not performed. This mode reduces power consumption.

The shift register 0 does not perform shift operation in this mode, so the shift register can be used as a normal 8-bit register. When the $\overline{\text{RESET}}$ signal is entered, the operation halt mode is set.

The P02/SO0/SB0 pin and P03/SI0/SBI pin function as input-only port pins. The P01/SCK0 pin can be used as an input port pin by setting the serial operation mode register 0.

(2) Three-wire serial I/O mode operations

The three-wire serial I/O mode is compatible with other modes used in the 75X series, μ PD7500 series, and 78K series.

Communication is performed using three lines: Serial clock (SCK0), serial output (SO0), and serial input (SI0).

(a) Communication operation

The three-wire serial I/O mode transfers data, with eight bits as one block. Data is transferred bit by bit in phase with the serial clock.

The shift register performs shift operation on the falling edge of the serial clock ($\overline{SCK0}$). Transmit data is latched on the SO0 latch, and is output on the SO0 pin. Receive data applied to the SI0 pin is latched in the shift register 0 on the rising edge of $\overline{SCK0}$.

When eight bits have been transferred, shift register 0 operation automatically terminates setting the interrupt request flag (IRQCSI0).




Fig. 4-44 Timing of Three-Wire Serial I/O Mode

The SO0 pin becomes a CMOS output and outputs the state of the SO0 latch. So the output state of the SO0 pin can be manipulated by setting the RELT bit and CMDT bit.

However, this manipulation must not be performed during serial transfer.

The output state of the SCK0 pin can be controlled by manipulating the P01 output latch in the output mode (internal system clock mode). (See **Section 4.8.7**.)

(b) Switching between MSB and LSB as the first transfer bit

The three-wire serial I/O mode has a function that can switch between the MSB and LSB as the first bit of transfer.

Fig. 4-45 shows the configuration of shift register 0 (SIO0) and internal bus. As shown in Fig. 4-45, read or write operation can be performed by switching between the MSB and LSB.

This switching can be specified using bit 2 of serial operation mode register 0 (CSIM0).




Fig. 4-45 Transfer Bit Switching Circuit

The first bit is switched by changing the order of data bits written to shift register 0 (SIO0). The shift operation order of SIO0 is always the same.

Accordingly, the first bit must be switched between the MSB and LSB before writing data to the shift register 0.



(3) Two-wire serial I/O mode

The two-wire serial I/O mode can be made compatible with any communication format by programming. In this mode, communication is basically performed using two lines: Serial clock (SCKO) and serial data input/output (SBO or SB1).

(a) Communication operation

The two-wire serial I/O mode transfers data, with eight bits as one block. Data is transferred bit by bit in phase with the serial clock.

The shift register 0 performs shift operation on the falling edge of the serial clock ($\overline{SCK0}$). Transmit data is latched on the SO0 latch, and is output on the SB0/P02 pin or SB1/P03 pin starting with the MSB. Receive data applied to the SB0 pin or SB1 pin is latched in the shift register on the rising edge of $\overline{SCK0}$.

When eight bits have been transferred, shift register 0 operation automatically terminates setting the interrupt request flag (IRQCSI0).




Fig. 4-46 Timing of Two-Wire Serial I/O Mode

The SB0 or SB1 pin becomes an N-ch open-drain I/O when specified as the serial data bus, so the voltage level on that pin must be pulled up externally.

The state of the SO0 latch is output on the SB0 or SB1 pin, so the SB0 or SB1 pin output states can be controlled by setting the RELT or CMDT bit.

However, this operation must not be performed during serial transfer.

The output state of the SCK0 pin can be controlled by manipulating the P01 output latch in the output mode (internal system clock mode). (See **Section 4.8.7**.)

NEC μ PD75517(A)

(4) SBI mode operation

The SBI (serial bus interface) is a high-speed serial interface that conforms to the NEC serial bus format. To allow communication with multiple devices on a single-master and high-speed serial bus using two signal lines, the SBI has a bus configuration function added to the clock synchronous serial I/O method. So the SBI can reduce ports and wires on boards when multiple microcomputers and peripheral ICs are used to configure a serial bus.

Fig. 4-47 is an example of the SBI system configuration.




Fig. 4-47 Example of SBI System Configuration

- Cautions 1. In the SBI mode, the serial data bus pin SB0 (or SB1) is an open-drain output. So the serial data bus line is placed in the wired OR state. A pull-up resistor is required for the serial data bus line.
 - 2. To switch between the master and slave, a pull-up resistor is required also for the serial clock line (SCKO), because SCKO input/output switching is performed between the master and slave asynchronously.



(a) SBI functions

· Address/command/data identification function

Serial data is classified into three types: Address, command, and data.

· Address-based chip select function

The master selects a chip by address transfer.

· Wake-up function

A slave can easily check address reception (for chip select identification) with the wake-up function. This function can be set or released by software.

When the wake-up function is set, an interrupt (IRQCSI0) is generated when a match address is received. For this reason, in communication with multiple devices, a CPU other than a selected slave can operate independently of serial communication.


• Acknowledge signal (ACK) control function

The acknowledge signal, which is used to confirm the reception of serial data, can be controlled.


· Busy signal (BUSY) control function

The busy signal, which is used to post the busy state of a slave, can be controlled.

Fig. 4-48 Timing of SBI Transfer



Data transfer



(b) Communication operation


In the SBI mode, the master usually selects a slave device to communicate with from multiple devices by outputting the address of the slave in the serial bus.

After selecting a device to communicate with, the master exchanges commands and data with the slave device, thus establishing serial communication.

Fig. 4-49 to 4-52 show the timing charts of data communication operations.

In the SBI mode, the shift register 0 performs shift operation on the falling edge of the serial clock $(\overline{SCK0})$. Transmit data is held on the SO0 latch, and is output on the SB0/P02 or SB1/P03 pin starting with the MSB. Receive data applied to the SB0 (or SB1) pin is latched in the shift register 0 on the rising edge of $\overline{SCK0}$.


Fig. 4-49 Address Transmission from Master Device to Slave Device (WUP = 1)



Master device processing (transmitter) Write to SIO0 Program processing Interrupt handling (preparation for next serial transfer) Stop SCK0 Set ACKD Generate IRQCSI0 Hardware operation Serial transmission Transfer line SCK0 pin ACK! BUSY READY SB0 pin C0 Command Slave device processing (receiver) Analyze command Clear BUSY Read Set Program processing SIO0 ACKT Output ACK Output BUSY Clear BUSY Generate Hardware operation Serial reception IRQCSI0

Fig. 4-50 Command Transmission from Master Device to Slave Device

Fig. 4-51 Data Transmission from Master Device to Slave Device



Master device processing (receiver) Set ACKT Program processing Receive data processing Stop SCK0 Generate Output Hardware operation Serial reception Serial reception IRQCS10 ACK Transfer line SCK0 pin ACK / BUSY READY BUSY D6 SB0 pin D7 D6 D5 D3 D2 D1 D0 D7 READY Data Slave device processing (transmitter) Write Write Program processing to SIO0 to SIO0 Output Clear BUSY BUSY Clear Hardware operation Serial transmission

IRQCS10

ACKD

BUSY

Fig. 4-52 Data Transmission from Master Device to Slave Device



4.8.6 Transfer Start in Each Mode

In each of the three-wire serial I/O, two-wire serial I/O, and SBI modes, serial transfer is started by writing transfer data in shift register 0 (SIO0). However, the following two conditions must be satisfied:

- The serial interface operation enable/disable bit (CSIE0) is set to 1.
- · The internal serial clock is not operating after 8-bit serial transfer, or SCK0 is high.

Caution Transfer cannot be started by setting CSIE0 to 1 after writing data to the shift register 0.

When eight bits have been transferred, serial transfer automatically terminates setting the interrupt request flag (IRQCSI0).

[In the two-wire serial I/O mode]

Caution The N-ch transistor needs to be turned off when data is received. So FFH must be written to SIO0 beforehand.

[In the SBI mode]

Cautions 1. The N-ch transistor needs to be turned off when data is received. So FFH must be written to SIO0 beforehand.

However, when the wake-up function specification bit (WUP) is set to 1, the N-ch transistor is always off. So FFH need not be written to SIO0 beforehand for reception.

If data is written to SIO0 when the slave is busy, the data is not lost.
 Transfer is started when the busy state is released and input to SB0 (or SB1) goes high.

Example When RAM data specified by the HL register is transferred to SIO0, SIO0 data is loaded into the accumulator at the same time, and serial transfer is started.

MOV XA, @HL ; Extracts transmit data from RAM

SEL MB15 ; or CLR1 MBE

XCH XA, SIO0 ; Exchanges transmit data with receive data and starts transfer

4.8.7 Manipulation of SCKO Pin Output

The SCKO/P01 pin has a built-in output latch, so that this pin allows static output by software manipulation in addition to normal serial clock output.

The number of SCK0s can be software-set arbitrarily by manipulating the P01 output latch. (The SO0/SB0/SB1 pin is controlled by manipulating the RELT and CMDT bits of SBIC.)


The procedure for manipulating SCK0/P01 pin output is explained below.

- ① Set serial operation mode register 0 (CSIM0) (SCK0 pin: output mode). When serial transfer is halted, SCK0 from the serial clock control circuit is set to 1.
- ② Manipulate the P01 output latch by using a bit manipulation instruction.

Example To output one clock cycle on the $\overline{SCKO}/P01$ pin by software SEL MB15; or CLR1 MBE MOV XA, #10000011B; \overline{SCKO} (fx/2³), output mode MOV CSIM0, XA

CLR1 0FF0H.1; $\overline{SCKO}/P01 \leftarrow 0$ SET1 0FF0H.1; $\overline{SCKO}/P01 \leftarrow 1$

Fig. 4-53 SCK0/P01 Pin Circuit Configuration



The P01 output latch is mapped to bit 1 of address FF0H. A RESET signal sets the P01 output latch to 1.

- Cautions 1. During normal serial transfer, the P01 output latch must be set to 1.
 - The P01 output latch cannot be addressed by specifying PORT0.1 (as described below). The
 address of the latch (0FF0H.1) must be coded in the operand of an instruction directly.
 However, MBE = 0 (or MBE = 1, MBS = 15) must be specified before the instruction is
 executed.



4.9 SERIAL INTERFACE (CHANNEL 1)

4.9.1 Serial Interface (Channel 1) Functions

The μ PD75517(A) has two modes. The functions of the two modes are outlined below.

· Operation halt mode

This mode is used when serial transfer is not performed. This mode reduces power consumption.

· Three-wire serial I/O mode

8-bit data transfer is performed using three lines: Serial clock (SCK1), serial output (SO1), and serial input (SI1).

The three-wire serial I/O mode allows full-duplex transmission, so data transfer can be performed at higher speed.

Eight-bit data transfer always starts the MSB.

The three-wire serial I/O mode enables connections to be made with the 75X series, 78K series, and many other types of peripheral I/O devices.

4.9.2 Serial Interface (Channel 1) Configuration

Fig. 4-54 shows the block diagram of the serial interface (channel 1).




Fig. 4-54 Block Diagram of the Serial Interface (Channel 1)



4.9.3 Register Functions


(1) Serial operation mode register 1 (CSIM1)

Fig. 4-55 shows the format of serial operation mode register 1 (CSIM1).

CSIM1 is an 8-bit register which specifies a serial interface (channel 1) operation mode and serial clock. CSIM1 is manipulated using an 8-bit memory manipulation instruction. Only the high-order one bit can be manipulated independently. Each bit can be manipulated using its name.

When the RESET signal is input, this register is set to 00H.

Fig. 4-55 Format of Serial Operation Mode Register 1 (CSIM1)



Remark (W): Write only

Serial clock selection bit (W)

CSIM11	CSIM10	Serial clock (3-wire serial I/O mode)	SCK1 pin mode
0	0	External clock applied to SCK1 pin	Input
0	1	Not to be set	_
1	0	f _x /2 ⁴ (262 kHz or 375 kHz) Note	Output
1	1	f _x /2 ³ (524 kHz or 750 kHz) ^{Note}	

Note The values at 4.19 MHz and 6.0 MHz are indicated in parentheses.

Serial interface operation enable/disable specification bit (W)

		Shift register operation	Serial clock counter	EOT flag	SO1, SI1 pin
CSIE1	0	Shift operation disabled	Cleared	Held	Used only for port 8
	1	Shift operation enabled	Count operation	Can be set.	Used in serial interface as well as for port 8

Caution Be sure to write 0 in bits 2 to 6 of the serial operation mode register 1 (CSIM1).

Example To select fx/2⁴ as the serial clock, and set the serial transfer end flag EOT to 1 each time serial transfer terminates

SEL MB15 ; Or CLR1 MBE

MOV XA, #10000010B

MOV CSIM1, XA ; CSIM1 \leftarrow 10000010B

(2) Shift register 1 (SIO1)

SIO1 is an 8-bit register which performs parallel-serial conversion and serial transfer (shift) operation in phase with the serial clock.

Serial transfer is started by writing data to SIO1. The MSB is used as the first bit of transfer.

In transmission, data written to SIO1 is output on the serial output (SO1). In reception, data is read from the serial input (SI1) into SIO1.

Data can be read from or written to SIO1 using an 8-bit manipulation instruction.

When the RESET signal is entered during operation, the value of SIO1 is undefined. When the RESET signal is entered in the standby mode, the value of SIO1 is preserved.

Shift operation is stopped after 8-bit transmission or reception is completed.

The timing for reading SIO1 and start of serial transfer (writing to SIO1) is as follows:

- When the serial interface operation enable/disable bit (CSIE1) is set to 1. However, the case where CSIE1 is set to 1 after data is written to the shift register 1 is excluded.
- · When the serial clock is masked after 8-bit serial transfer
- · When SCK1 is high

4.9.4 Serial Interface (Channel 1) Operation

(1) Operation halt mode

The operation halt mode is used when serial transfer is not performed, which is set by setting 0 in CSIE1. This mode reduces power consumption.

Shift register 1 does not perform shift operation in this mode, so the shift register can be used as a normal 8-bit register.

When the RESET signal is entered, the operation halt mode is set. The P82/SO1 pin and P83/SI1 pin function as input-only port pins. The P81/SCK1 pin can be used as an input port pin by setting serial operation mode register 1.



(2) Three-wire serial I/O mode operations

The three-wire serial I/O mode is compatible with other modes used in the 75X series, μ PD7500 series, and 78K series. This mode is set by setting CSIE1 to 1.

Communication is performed using three lines: Serial clock (SCK1), serial output (SO1), and serial input (SI1).

The three-wire serial I/O mode transfers data with eight bits as one block. Data is transferred bit by bit in phase with the serial clock.

Shift register 1 performs shift operation on the falling edge of the serial clock (SCK1). Transmit data is latched on the SO1 latch, and is output on the SO1 pin. Receive data applied to the SI1 pin is latched in the shift register 1 on the rising edge of SCK1.

When eight bits have been transferred, operation of shift register 1 automatically terminates setting the serial transfer end flag (EOT).

Setting the serial transfer and flag (EOT) cannot release the standby function.




Fig. 4-56 Timing of the Three-Wire Serial I/O Mode

Example To transfer the RAM data specified by the HL register pair to SIO1, load the SIO1 data to the accumulator, and start serial transfer:

MOV XA, @HL ; Fetch transmit data from RAM

SEL MB15 ; Or CLR1 MBE

XCH XA, SIO1 ; Exchange transmit data and receive data, and start transfer

4.10 A/D CONVERTER


The μ PD75517(A) contains an 8-bit analog/digital (A/D) converter that has eight analog input channels (AN0 to AN7).

The A/D converter employs the successive-approximation method.

(1) Configuration of the A/D converter

Fig. 4-57 shows the configuration of the A/D converter.

Fig. 4-57 Block Diagram of the A/D Converter





(2) Pins of the A/D converter

(a) ANO to AN7

ANO to AN7 are the input pins for eight analog signal channels. Analog signals subject to A/D conversion are applied to these pins.

The A/D converter contains a sample-and-hold circuit, and analog input voltages are internally maintained during A/D conversion.

(b) AVREF, AVSS

A reference voltage for the A/D converter is applied to these pins.

By using an applied voltage across AVREF and AVss, signals applied to AN0 to AN7 are converted to digital signals.

AVss must be always Vss.

(3) A/D conversion mode register

The A/D conversion mode register (ADM) is an 8-bit register which operates as follows:

- · Selects analog input channels.
- Selects comparator bias voltage. Note
- Directs the start of conversion and detects the completion of conversion.

ADM is set with an 8-bit manipulation instruction.

Bit 2 (EOC) and bit 3 (SOC) can be manipulated on a bit-by-bit basis.

The generation of a RESET signal initializes ADM to 04H. That is, only EOC is set to 1, with all bits cleared to 0.

Note If the reference voltage (AVREF) of the A/D converter does not exceed 0.65VDD, the accuracy of conversion may be lowered. To correct such lowered accuracy, selecting comparator bias voltage is provided.

NEC μ PD75517(A)

Symbol Address 7 0 6 5 4 3 2 SOC FD8H 0 ADM6 ADM5 ADM4 EOC ADM1 0 ADM Comparator bias voltage selection $AV_{REF} \geq 0.6 V_{DD}$ ADM1 $AV_{REF} \leq 0.65 V_{DD}$ Reamark This bit may be set to either 0 or 1 for $0.6V_{DD} \le AV_{REF} \le 0.65V_{DD}$. End of conversion flag (R) Conversion under way EOC Conversion completed Start of conversion bit (W) Setting this bit starts conversion. SOC After conversion is started, the bit is reset automatically. Analog channel selection bit (W) ADM6 ADM5 ADM4 Analog channel 0 0 0 AN0 0 0 1 AN1 0 0 AN2 1 1 AN3 1 0 0 AN4 1 1 AN5 1 AN6 1 0 AN7

Fig. 4-58 Format of the A/D Conversion Mode Register

Caution A/D conversion is started a maximum of $2^4/fx$ seconds (2.67 μ s at fx = 6.0 MHz)^{Note} after SOC is set. (For details, see item (5).)

Note 2^4 /fx seconds = 3.81 μ s for fx = 4.19 MHz



(4) SA register (successive approximation register)

The SA register is an 8-bit register to hold the result of A/D conversion in successive approximation.

SA is read with an 8-bit manipulation instruction. No data can be written to SA by software.

The generation of a RESET signal makes SA undefined.

SA is mapped to address FDAH.

(5) A/D converter operation

Analog input signals subject to A/D conversion are specified by setting bits 6, 5, and 4 in the A/D conversion mode register (ADM6, ADM5, and ADM4). Comparator bias voltage selection is specified by setting bit 1 in the A/D conversion mode register (ADM1).

A/D conversion is started by setting bit 3 (SOC) of ADM to 1. After that, SOC is automatically cleared to 0. A/D conversion is performed by hardware using the successive-approximation method. The resultant 8-bit data is loaded into the SA register. Upon completion of A/D conversion, ADM bit 2 (EOC) is set to 1. Fig. 4-59 shows the timing chart of A/D conversion.

The A/D converter is used as follows:

- ① Select analog input channels and comparator bias voltage (by setting ADM6, ADM5, ADM4, and ADM1).
- ② Direct the start of A/D conversion (by setting SOC).
- ③ Wait for the completion of A/D conversion (wait for EOC to be set or wait using a software timer).
- (4) Read the result of A/D conversion (read the SA register).

Cautions 1. 1 and 2 above can be performed at the same time.

2. There is a delay of up to $2^4/fx$ seconds (fx = 6.0 MHz: 2.67 μ s, or fx = 4.19 MHz: 3.81 μ s) from the setting of SOC to the clearing of EOC after A/D conversion is started. EOC must be tested when a time indicated in Table 4-11 has elapsed after the setting of SOC. Table 4-11 also indicates A/D conversion times.

Wait time from SOC setting Setting values of SCC, PCC Wait time from SOC setting A/D conversion time to A/D conversion completo EOC test SCC1 | SCC0 | PCC1 | PCC0 tion 168/fx sNote 0 0 Waiting not required 3 machine cycles $(28.0 \ \mu s/fx = 6.0 \ MHz)$ 0 1 1 machine cycle 11 machine cycles 0 0 1 0 2 machine cycles 21 machine cycles 1 1 4 machine cycles 42 machine cycles 0 1 × Waiting not required X Waiting not required 1 × × × Conversion stopped

Table 4-11 Setting of SCC and PCC

Note 40.1 μ s for fx = 4.19 MHz

Remark x: Don't care

SOC

EOC

SA register Previous data Undefined Result of conversion

Time elapsed before A/D conversion starts (Maximum of 2⁴/fx s)

Sampling time


A/D conversion


168/fx s Note

Fig. 4-59 Timing Chart of A/D Conversion

Note 28 μ s (for fx = 6.0 MHz) or 40.1 μ s (for fx = 4.19 MHz)

Fig. 4-60 shows the relationship between analog input voltages and 8-bit digital data obtained by A/D conversion.







(6) Notes on the standby mode

The A/D converter operates with the main system clock. So its operation stops in the STOP mode, or when the subsystem clock is used, in the HALT mode. A current flows through the AVREF pin even when the A/D converter is stopped, so that the current must be stopped to reduce overall system power consumption. Since the P113 pin has a higher drive capability than the other ports, it can supply voltage to the AVREF pin directly.

In this case, however, the actual AV_{REF} voltage does not provide precision. This means that the value resulting from conversion does not provide precision and can be used only for relative comparison. In the standby mode, outputting a low on the P113 can reduce power consumption.




Fig. 4-61 Reducing Power Consumption in the Standby Mode

Note The drive capability of P-ch is higher than that of other ports.

NEC μ PD75517(A)

(7) Other notes on use

(a) AN0 to AN7 input range

Specified voltages must be applied to AN0 to AN7 inputs. If a voltage higher than V_{DD} or lower than V_{SS} is applied even when the maximum absolute rating is not exceeded, the conversion result for an associated channel becomes unpredictable. In addition, the conversion results for other channels may be affected.

(b) Noise protection

To maintain 8-bit resolution, the user should pay attention to noise that may be applied to the AVREF, and ANO to AN7 pins. Noise adversely affects operation to a greater extent when the analog input source has a higher output impedance. As shown in Fig. 4-62, a capacitor should be externally connected.

If it is anticipated that noise voltages do not fall in the range of Vss to Vpd, clamp this point using a diode with a low Vf (not higher than 0.3 V). $AV_{REF}, AN0 \text{ to AN7}$ $\mu PD75517(A)$ AVss Vss

Fig. 4-62 Analog Input Pin Connection

AN4/P150 to AN7/P153 pins

The analog input pins (AN4 to AN7) are also used for an input port (PORT15).

When any of AN4 to AN7 is selected for A/D conversion, no input instruction must be executed for PORT15 during A/D conversion. Otherwise, the accuracy of conversion may deteriorate.

If a digital pulse signal is applied to a pin adjacent to a pin being used for A/D conversion, an expected A/D conversion value may not be obtained because of coupling noise.

So no digital pulse signal should be applied to the adjacent pin being used for A/D conversion.



4.11 BIT SEQUENTIAL BUFFER: 16 BITS

The bit sequential buffer is special data memory for bit manipulations. In particular, the buffer allows bit manipulations to be performed very easily by sequentially changing address and bit specifications. So the buffer is useful in processing long data bit by bit.

This data memory consists of 16 bits, and allows pmem.@L addressing with a bit manipulation instruction and also allows indirect bit specification using the L register. In this case, only by incrementing or decrementing the L register in a program loop, the bit to be manipulated can be sequentially shifted for continued processing.




Fig. 4-63 Format of the Bit Sequential Buffer

Remark In pmem.@L addressing, bit specification is shifted according to the L register.

Data can also be manipulated using direct addressing. The buffer can be used for applications such as continuous 1-bit data input or output operations by combining direct 1-bit, 4-bit, and 8-bit addressing with pmem.@L addressing. In 8-bit manipulation, the higher eight bits or lower eight bits can be manipulated by specifying BSB0 or BSB2.

Example The 16-bit data of BUFF1 and BUFF2 are output from bit 0 of port 3 in serial mode. Program example

```
CLR1
                MBE
         MOV
                XA, BUFF1
         MOV
                BSB0, XA
                               ; Set BSB0, 1
         MOV
                XA, BUFF2
         MOV
                BSB2, XA
                               ; Set BSB2, 3
         MOV
                L, #0
LOOP0:
        SKT
                BSB0, @L
                               ; Test specified BSB bit
         BR
                LOOP1
         NOP
                               ; Dummy (timing adjustment)
         SET1
                PORT3.0
                               ; Set bit 0 of port 3
         BR
                LOOP2
LOOP1:
        CLR1
                PORT3.0
                              ; Clear bit 0 of port 3
         NOP
                               ; Dummy (timing adjustment)
         NOP
LOOP2:
        INCS
                L
                              ; L ← L+1
         BR
                LOOP0
         RET
```



5. INTERRUPT FUNCTION

The μ PD75517(A) has nine interrupt sources and can handle multiple interrupts with a priority. The μ PD75517(A) is also provided with two features for accepting testable interrupts.

Table 5-1 Interrupt Sources

	Interrupt source	In/out	Priority ^{Note} 1	Vectored interrupt request signal (vector table address)
INTBT (Reference time interval signal from basic interval timer)		In	1	VRQ1 (0002H)
INT4	(Detection of both rising and falling edges)	Out		
INT0	(Rising/falling edge detection specification)	Out	2	VRQ2 (0004H)
INT1		Out	3	VRQ3 (0006H)
INTCSI0	(Serial data transfer completion signal)	In	4	VRQ4 (0008H)
INTT0	(Match signal between programmable timer/counter count register and modulo register)	In	5	VRQ5 (000AH)
INTTPG	(Match signal from timer/pulse generator)	In	6	VRQ6 (000CH)
INT2	(Rising edge detection for an INT2 pin input signal, or falling edge detection for either of KR0 to KR7 pin input signals) ^{Note 2}	Out	Testable input signal (Sets IRQ2 and IRQW	
INTW	(Signal from clock timer)	In		

Notes 1. The priority is used when two or more interrupt requests are issued at a time.

2. See (3) in Section 5.2 for details on INT2.

The following functions are provided for the interrupt control circuit of the μ PD75517(A).

- (a) Vectored interrupt function under hardware control which can determine whether to accept an interrupt by an interrupt enable flag (IExxx) and the interrupt master enable flag (IME)
- (b) Any interrupt start address can be set.
- (c) Multiple interrupt function which can specify the priority by the interrupt priority specification register (IPS)
- (d) Test function of an interrupt request flag (IROxxx) (The software can confirm that an interrupt occurred.)
- (e) Release of the standby mode (Interrupts released by an interrupt enable flag can be selected.)

5.1 CONFIGURATION OF THE INTERRUPT CONTROL CIRCUIT

The interrupt control circuit of the μ PD75517(A) is configured as shown in Fig. 5-1. Each hardware item is mapped in the data memory space.

NEC

Internal bus \int_{2} IM2 IM1 (IME) IPS IST IM0 Interrupt enable flag (IExxx) Decoder INT IRQBT ВТ Both-edge INT4 /P00 VRQn IRQ4 detection circuit Edge detection IRQ0 circuit Edge INT1 /P11 Odetection IRQ1 circuit Vector table address generator INTCSIO -Priority control circuit IRQCS10 INTTO -IRQT0 **IRQTPG** INTTPG -INTW -**IRQW** Rising edge detection INT2 /P12 IRQ2 Selec- Standby release signal circuit

tor

IM2

Note Noise eliminator

Falling edge detection

circuit

KR0/P60 ○-

KR7/P73 ○-

Fig. 5-1 Block Diagram of Interrupt Control Circuit

μ**PD75517(A)**

5.2 HARDWARE OF THE INTERRUPT CONTROL CIRCUIT

(1) Interrupt request flag and interrupt enable flag

The following nine interrupt request flags (IRQxxx) corresponding to the interrupt sources are available.

INT0 interrupt request flag (IRQ0)	Serial interface interrupt request flag (IRQCSI0)
INT1 interrupt request flag (IRQ1)	Timer/event counter 0 interrupt request flag (IRQT0)
INT2 interrupt request flag (IRQ2)	Timer/pulse generator interrupt request flag (IRQTPG)
INT4 interrupt request flag (IRQ4)	Clock timer interrupt request flag (IRQW)
DT: ((DODT)	

BT interrupt request flag (IRQBT)

The interrupt request flag is set to 1 when an interrupt request is issued, and is automatically cleared to 0 when the CPU is interrupted. Since the IRQBT and IRQ4 share the vector address, the clear operation varies. (See **Section 5.5**.)

The following nine interrupt enable flags (IExxx) corresponding to the interrupt request flags are available.

INT0 interrupt enable flag (IE0)	Serial interface enable flag (IECSI0)
INT1 interrupt enable flag (IE1)	Timer/event counter 0 interrupt enable flag (IET0)
INT2 interrupt enable flag (IE2)	Timer/pulse generator interrupt enable flag (IETPG)
INT4 interrupt enable flag (IE4)	Clock timer interrupt enable flag (IEW)
BT interrupt enable flag (IEBT)	

When an interrupt request flag is set, the interrupt enable flag corresponding to that interrupt request flag enables the request interrupt. When an interrupt request flag is cleared, the interrupt enable flag corresponding to that interrupt request flag disables the interrupt.

When an interrupt request flag is set and its corresponding interrupt enable flag enables the requested interrupt, a vectored interrupt request (VRQn) is issued. This signal is also used for releasing the standby mode.

The interrupt request flags and interrupt enable flags are manipulated with bit manipulating instructions and 4-bit memory manipulation instructions. When a bit manipulation instruction is used, the flags can always be manipulated directly irrespective of the MBE setting. The interrupt enable flags are manipulated with EI IE××× and DI IE××× instructions. An SKTCLR instruction is normally used to test an interrupt request flag.

```
Example EI IEO ;Enables INTO.

DI IE1 ;Disables INT1.

SKTCLR IRQCSIO ; Skips and clears the interrupt request flag if IRQCSIO is 1.
```

When an interrupt request flag is set with an instruction, a vectored interrupt is executed irrespective of whether an interrupt occurs.

When a RESET signal is generated, an interrupt request flag and its corresponding interrupt enable flag are cleared and all interrupts are disabled.



Table 5-2 Set Signals of Interrupt Request Flags

Interrupt request flag	Set signal of interrupt request flag			
IRQBT	Set by a reference time interval signal from the basic interval timer.	IEBT		
IRQ4	Set by a detected rising or falling edge of an INT4/P00 pin input signal.	IE4		
IRQ0	Set by a detected edge of an INTO/P10 pin input signal. The detection edge is specified by the INTO mode register (IMO).	IE0		
IRQ1	Set by a detected edge of an INT1/P11 pin input signal. The detection edge is specified by the INT1 mode register (IM1).	IE1		
IRQCSI0	Set by a serial data transfer completion signal for the serial interface.	IECSI0		
IRQT0	Set by a match signal from timer/event counter 0.	IET0		
IRQTPG	Set by a match signal from the timer/pulse generator.	IETPG		
IRQW	Set by a signal from the clock timer.	IEW		
IRQ2	Set by a detected rising edge of an INT2/P12 pin input signal, or a detected falling edge of one of a KR0/P60-KR7/P73 pin input signals.	IE2		

(2) Configurations of INT0, INT1, and INT4 pins

(a) As shown in Fig. 5-2 (a), INT0 is configured as an external interrupt pin that enables detection edge selection.

In addition, the INTO pin is provided with a noise elimination function using a sampling clock. The noise eliminator eliminates pulses narrower than two-sampling-clock-cycle pulses (2tcy^{Note} or 128/fx) as noise and accepts pulses wider than as interrupt signals.

INT0 has two sampling clocks Φ and fx/64, either of which can be selected according to bit 3 (IM03) of the edge detection mode register (IM0).

Bits 0 and 1 (IM00 and IM01) of the edge detection mode register (IM0) are used to select a detection edge.

Fig. 5-3 (a) shows the format of IM0. A 4-bit memory manipulation instruction is used to set IM0. A RESET signal occurrence clears all bits to 0, and a rising edge is specified to be detected.

Note toy represents a cycle time.

- Cautions 1. Since the INT0 input is sampled with a clock, INT0 does not operate in a standby mode.
 - 2. Input a pulse wider than two sampling clock cycles to the INTO/P10 pin. Otherwise, the pulse is suppressed as noise by the noise eliminator when the pin is used as a port.
- (b) As shown in Fig. 5-2 (b), INT1 is configured as an external interrupt pin that enables detection edge selection.


The edge detection mode register (IM1) is used to select a detection edge.

Fig. 5-3 (b) shows the format of IM1. A 4-bit memory manipulation instruction is used to set IM1. A RESET signal occurrence clears all bits to 0, and a rising edge is specified to be detected.


(c) As shown in Fig. 5-2 (c), INT4 is configured as an external interrupt pin that enables detection of both rising and falling edges.

Fig. 5-2 Configurations of INT0, INT1, and INT4 Pins

(a) Configuration of INT0



(b) Configuration of INT1



(c) Configuration of INT4








Fig. 5-3 Format of Edge Detection Mode Registers


(a) INT0 edge detection mode register (IM0)



(b) INT1 edge detection mode register (IM1)



(c) INT2 edge detection mode register (IM2)



Caution Since changing or setting the edge detection mode register may set an interrupt request flag, disable the interrupts before changing the edge detection mode register. Then clear the interrupt request flag with a CLR1 instruction and enable the interrupts. When fx/64 is selected as a sampling clock pulse in changing IM0, wait for 16 machine cycles after changing the mode register and clear the interrupt request flag.

(3) Configuration of INT2 and KR0 to KR7 (key interrupt) pins

Fig. 5-4 shows the configuration of INT2 and KR0 to KR7. IRQ2 is set in one of the following modes with the edge detection mode register (IM2):

(a) Detection of a rising edge of the INT2 pin input

When a rising edge of the INT2 pin input is detected, IRQ2 is set.

(b) Detection of a falling edge of one of the KR0 to KR7 pin inputs (key interrupt)


One of the pins KR0 to KR7 is selected to be used for interrupt input with the edge detection mode register (IM2). When a falling edge of one of input signals applied to the selected pin is detected, IRQ2 is set.

Example If KR4 to KR7 are selected, and the level of signals input to KR4 to KR7 are all high, a falling edge appearing on any one of these inputs sets IRQ2.

Caution If any of the selected pins has been input a low-level signal, a falling edge appearing on another pin does not set IRQ2.

Fig. 5-3 (c) shows the format of IM2. A 4-bit memory manipulation instruction is used to set IM2. A RESET signal occurrence clears all bits to 0, and a rising edge is selected for INT2.

Fig. 5-4 Configuration of INT2 and KR0 to KR7



NEC μ PD75517(A)

(4) Interrupt priority specification register (IPS)

The interrupt priority specification register specifies an interrupt with a higher priority from multiple interrupts using the low-order three bits.


Bit 3, interrupt master enable flag (IME), specifies whether to disable all interrupts.

The IPS is set with a 4-bit memory manipulation instruction. Bit 3 is set with an El instruction and reset with a DI instruction.

When a RESET signal is generated, all bits are cleared.

Caution Disable interrupts before setting the IPS.


Fig. 5-5 Interrupt Priority Specification Register





5.3 INTERRUPT SEQUENCE

The following flowchart shows the sequence of an interrupt.



Notes 1. IST1 and IST0: Interrupt status flags (Bits 3 and 2 of PSW. See Table 5-3.)

2. Each vector table must store the start address of the interrupt service program and the set values of the MBE and RBE at the start of an interrupt.

NEC μ PD75517(A)

5.4 MULTIPLE INTERRUPT PROCESSING CONTROL

The μ PD75517(A) can handle multiple interrupts by either of the following methods.

(1) Multiple interrupt processing by a high-order interrupt

In this method, the μ PD75517(A) selects an interrupt source among multiple interrupt sources, enabling double interrupt processing.

That is, the high-order interrupt specified by the interrupt priority specification register (IPS) is enabled when the processing status is 0 or 1. Other interrupts (interrupts lower than the specified high-order interrupt) are enabled only when the status is 0. (See **Fig. 5-6** and **Table 5-3**.)

Normal Low- or high-order High-order processing interrupt processing interrupt (Status 0) (Status 1) processing (Status 2) Interrupt is disabled. IPS setting Interrupt is enabled. High-order interrupt Low- or high-order occurrence interrupt occurrence

Fig. 5-6 Multiple Interrupt Processing by a High-Order Interrupt

Table 5-3 Interrupt Processing Statuses of IST1 and IST0

ICT1	IST1 IST0 Processing		CDU		After acceptance			
1511	1510	status	CPU operation	Interrupts that can be accepted	IST1	IST0		
0	0	Status 0	Is processing the normal program.	AII	0	1		
0	1	Status 1	Is processing a low- or high- order interrupt.	Only high-order interrupts	1	0		
1	0	Status 2	Is processing a high-order interrupt.	No	_	_		
1	1	This status is disabled.						

IST1 and IST0 are saved with the remaining PSW in the stack memory when an interrupt is accepted and the status of IST0 and IST1 changes to a status one level higher. When an RETI instruction is executed, the former values of IST0 and IST1 are returned.



(2) Multiple interrupt processing by changing the interrupt status flags

As shown in Table 5-3, changing the interrupt status flags with the program causes multiple interrupts to be enabled. That is, when the interrupt processing program changes both IST1 and IST0 to 0 (status 0), multiple interrupt processing is enabled.

This method is used when two or more interrupts are to be enabled at a time or when the processing of three or more interrupts is to be performed.

When changing IST1 and IST0, interrupts must be disabled beforehand with a DI instruction.

Normal processing Single interrupt Multiple interrupts (status 0) Interrupt is disabled. IPS setting Status 1 Interrupt is Interrupt is enabled. disabled. Modification of IST Low- or high-order Interrupt is interrupt occurrence Status 0 enabled. Status 1 Low- or high-order interrupt occurrence Status 0

Fig. 5-7 Multiple Interrupt Processing by Changing the Interrupt Status Flags

5.5 VECTOR ADDRESS SHARE INTERRUPT PROCESSING

Since interrupt sources INTBT and INT4 share the vector table, the following two cases must be considered.

(1) When using only one interrupt source

The interrupt enable flag corresponding to the required interrupt source of the two interrupt sources sharing the vector table is set and the other interrupt enable flag is cleared. In this case, the enabled interrupt source (IExxx = 1) issues an interrupt request. If this request is accepted, the corresponding interrupt request flag is reset.

(2) When using both interrupt sources

The interrupt enable flags corresponding to the two interrupt sources are set. In this case, the logical and of the interrupt request flags corresponding to the two interrupt sources is an interrupt request.

Even if one or both of the interrupt request flags are set and an interrupt request is accepted, neither of the interrupt request flags is reset.

The interrupt service routine must therefore judge which interrupt source caused an interrupt. This is done by executing a DI instruction at the beginning of the interrupt service routine and checking the interrupt request flags with an SKTCLR instruction.

Remark When only one interrupt is enabled, its interrupt source can be clearly identified, so that the interrupt request flag is reset by hardware at acceptance of the interrupt. However, when both interrupts are enabled, the interrupt source cannot be identified, so that the interrupt request flags cannot be reset by hardware. For this reason, the interrupt request flags are checked by software to determine the interrupt source.



6. STANDBY FUNCTION

To reduce the power consumption when the program is in the wait state, the μ PD75517(A) has two standby modes, STOP and HALT.

6.1 SETTING OF STANDBY MODES AND OPERATION STATUSES

Table 6-1 Operation Statuses in the Standby Mode

		STOP mode	HALT mode	
Instructi	on for setting	STOP instruction	HALT instruction	
System	clock at setting	This mode can be set only when the main system clock is used.	This mode can be set when either the main system clock or the subsystem clock is used.	
Opera- tion	Clock generator	Only the main system clock is stopped.	Only CPU clock Φ is stopped (with oscillation continued).	
status	Basic interval timer	Operation is stopped.	Operation is continued (to set IRQBT at reference time intervals).	
	Serial interface (Channel 0)	Operation is possible only when external SCKO input is selected for the serial clock.	Operation is possible only when the main system clock operates or external SCK0 is used.	
	Serial interface (Channel 1)	Operation is possible only when external SCK1 input is selected for the serial clock.	Operation is possible only when the main system clock operates.	
	Timer/event counter	Operation is possible only when TI0 pin input is selected for the count clock.	Operation is possible only when the main system clock operates.	
	Watch timer	Operation is possible only when f_{XT} is selected for the count clock.	Operation is possible.	
	A/D converter	Operation is stopped.	Operation is possible only when the main system clock operates.	
	Timer/pulse generator	Operation is stopped.	Operation is possible only when the main system clock operates.	
	External interrupt	INTO is disabled. INT1, INT2, and INT4 are enabled.		
	СРИ	Operation is stopped.		
Release	signal	Interrupt request signals transmitted from hardware, which are enabled by interrupt enable flags, or RESET input.		

A STOP instruction is used to set the STOP mode, and a HALT instruction is used to set the HALT mode. (A STOP instruction sets bit 3 of PCC, and a HALT instruction sets bit 2 of PCC.) A STOP instruction or HALT instruction must always be followed by an NOP instruction.

When changing a CPU operation clock pulse with the low-order two bits of PCC, a time lag may occur from the time when PCC is rewritten to the time when the CPU clock signal is changed. When changing an operation clock pulse before the standby mode or a CPU clock signal after the standby mode is released, it is necessary to rewrite PCC and set the standby mode after the number of machine cycles required to change the CPU clock pulse elapses.

In a standby mode, the contents of all registers and data memory that are stopped during the standby mode, including general registers, flags, mode registers, and output latches, are retained.


- Cautions 1. When the STOP mode is set, the X1 input is internally connected to GND (GND potential) to suppress leakage at the crystal oscillator circuitry. This means that the STOP mode cannot be used with a system that uses an external clock.
 - 2. Reset all the interrupt request flags before setting the standby mode. If an interrupt source whose interrupt request flag and interrupt enable flag are both set exists, the initiated standby mode is released immediately after it is set (see Fig. 5-1). When the STOP mode is set, however, the μ PD75517(A) enters the HALT mode immediately after the STOP instruction is executed, then returns to the operation mode after the wait time specified by the BTM register has elapsed.

6.2 RELEASE OF THE STANDBY MODES

The STOP mode and HALT mode are released by a RESET input or the generation of an interrupt request signal that is enabled with the interrupt enable flag. Fig. 6-1 shows how the STOP and HALT modes are released.


Fig. 6-1 Standby Mode Release Operation

(a) Release of the STOP mode by RESET input




Note A wait time is 31.3 ms when operating at 4.19 MHz.

(b) Release of the STOP mode by the occurrence of an interrupt




Remark The dashed line indicates the case where the interrupt request that releases the standby mode is accepted.



Note A wait time is 31.3 ms when operating at 4.19 MHz.


(d) Release of the HALT mode by the occurrence of an interrupt



Remark The dashed line indicates the case where the interrupt request that releases the standby mode is accepted.

The wait times used when the STOP mode is released do not include a time (a in **Fig. 6-2**) required before clock generation is started following the release of the STOP mode, regardless of whether the STOP mode is released by RESET signal input or the generation of an interrupt.

Fig. 6-2 Start of Clock Generation



When the STOP mode is released by the occurrence of an interrupt, a wait time is determined by BTM. (See **Table 6-2**.)

Table 6-2 Selection of a Wait Time with BTM

(When fx = 4.19 MHz)

втм3	BTM2	BTM1	BTM0	Wait time Note. () indicates the value for $fx = 6.0 \text{ MHz}$	
_	0	0	0	Approx. 2 ²⁰ /fx (Approx. 175 ms)	
-	0	1	1	Approx. 2 ¹⁷ /fx (Approx. 21.8 ms)	
_	1	0	1	Approx. 2 ¹⁵ /fx (Approx. 5.46 ms)	
_	1	1	1	Approx. 2 ¹³ /fx (Approx. 1.37 ms)	
Other than above			Use prohibited		

(When fx = 4.19 MHz)

втм3	BTM2	BTM1	BTM0	Wait time Note. () indicates the value for $fx = 4.19 \text{ MHz}$	
_	0	0	1	Approx. 2 ²⁰ /fx (Approx. 250 ms)	
_	0	1	1	Approx. 2 ¹⁷ /fx (Approx. 31.3 ms)	
_	1	0	1	Approx. 2 ¹⁵ /fx (Approx. 7.82 ms)	
_	1	1	1	Approx. 2 ¹³ /fx (Approx. 1.95 ms)	
Other than above			Use prohibited		

Note This time does not include the time from the release of the STOP mode to the start of oscillation.

6.3 OPERATION AFTER A STANDBY MODE IS RELEASED

- (1) If a standby mode is released by a RESET input, normal reset operation is performed.
- (2) If a standby mode is released by the occurrence of an interrupt request, the interrupt master enable flag (IME) determines whether to perform a vectored interrupt when the CPU resumes instruction execution.

(a) When IME = 0

After the standby mode is released, execution of an instruction is restarted immediately after the instruction which set the standby mode.

The interrupt request flag is held.

(b) When IME = 1


After the standby mode is released, two instructions are executed, then a vectored interrupt is caused. However, when the standby mode is released by INTW or INT2 (input of a testable signal), no vectored interrupt is caused and the same processing as (a) above is performed.



7. RESET FUNCTION

The μ PD75517(A) is reset by RESET signal input. When reset, the hardware is initialized as indicated in Table 7-1. Fig. 7-1 shows the timing of reset operation.

Fig. 7-1 Reset Operation by RESET Input



Note A wait time is 31.3 ms when operating at 4.19 MHz.

Table 7-1 Statuses of the Hardware after a Reset (1/2)

	Hardware		RESET input in a standby mode	RESET input during operation
Program counter (PC)		ter (PC)	Low-order 6 bits at address 0000H in program memory are set in PC bits 13 to 8, and the data at address 0001H are set in PC bits 7 to 0.	Low-order 6 bits at address 0000H in program memory are set in PC bits 13 to 8, and the data at address 0001H are set in PC bits 7 to 0.
PSW	Carr	y flag (CY)	Held	Undefined
	Skip	flags (SK0 to SK2)	0	0
	Inter	rupt status flags (IST0, IST1)	0	0
Banl		c enable flags (MBE, RBE)	Bit 6 at address 0000H in program memory is set in RBE, and bit 7 is set in MBE.	Bit 6 at address 0000H in program memory is set in RBE, and bit 7 is set in MBE.
Data me	emory	(RAM)	Held ^{Note}	Undefined
General	l registe	ers (X, A, H, L, D, E, B, C)	Held	Undefined
Bank se	elect reg	gister (MBS, RBS)	0, 0	0, 0
Stack p	ointer (SP)	Undefined	Undefined
Stack b	ank sel	ect register (SBS)	Undefined	Undefined
Basic int	terval	Counter (BT)	Undefined	Undefined
timer		Mode register (BTM)	0	0
Timer/e	event	Counter (T0)	0	0
counter	-	Modulo register (TMOD0)	FFH	FFH
		Mode register (TM0)	0	0
		TOE0, TOUT F/F	0, 0	0, 0
Timer/p	pulse	Modulo registers (MODH, MODL)	Held	Held
generat	or	Mode register (TPGM)	0	0
Watch t	timer	Mode register (WM)	0	0

Note RESET signal input causes data at addresses 0F8H-0FDH in data memory to be undefined.



Table 7-1 Statuses of the Hardware after a Reset (2/2)

	Hardware	RESET input in a standby mode	RESET input during operation
Serial bus inter-	Shift register 0 (SIO0)	Held	Undefined
face	Operation mode register 0 (CSIM0)	0	0
(Channel 0)	SBI control register (SBIC)	0	0
	Slave address register (SVA)	Held	Undefined
	P01/SCK0 output latch	1	1
A/D converter	Mode register (ADM), EOC	04H (EOC = 1)	04H (EOC = 1)
	SA register	Undefined	Undefined
Clock genera- tor, clock out-	Processor clock control register (PCC)	0	0
put circuit	System clock control register (SCC)	0	0
	Clock output mode register (CLOM)	0	0
Serial interface	Shift register (SIO1)	Held	Undefined
(Channel 1)	Operation mode register 1 (CSIM1)	0	0
	Serial transfer end flag (EOT)	0	0
Interrupt	Interrupt request flag (IRQxxx)	Reset (0)	Reset (0)
	Interrupt enable flag (IExxx)	0	0
	Interrupt master enable flag (IME)	0	0
	INT0, INT1 and INT2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0
Digital ports	Output buffer	Off	Off
	Output latch	Clear (0)	Clear (0)
	I/O mode registers (PMGA, PMGB, PMGC)	0	0
	Pull-up resistor specification register (POGA)	0	0
Bit sequential buffers (BSB0 to BSB3)		Held	Undefined



8. INSTRUCTION SET

8.1 μ PD75517(A) INSTRUCTIONS

(1) GETI instruction

The GETI instruction references a two-byte table in the program memory and performs the following three types of operations. This 1-byte instruction is very useful in reducing the number of program steps.

- (a) A subroutine call is made to all the spaces, regarding data in a table as the call address of a call instruction.
- (b) A branch is made to all the spaces, regarding data in a table as the branch address of a branch instruction.
- (c) Data in a table is executed as a double-byte or 1-byte instruction.

The tables to be referenced by a GETI instruction are located at addresses 0020H to 007FH in the program memory. That is, data can be set in up to 48 tables.

When describing a table address as an operand, describe an even address.

- Cautions 1. A two-byte instruction which can be referenced by a GETI instruction must be a two-machine-cycle instruction. (Except for the BRCB and CALLF instructions)
 - 2. When referencing two 1-byte instructions with a GETI instruction, only the combinations listed in the table below are valid.

Instruction of first byte	Instruction of second byte
MOV A,@HL	/INCS L
MOV @HL,A	DECS L
VOL. A. O. II	/INCS H
XCH A,@HL	DECS H
	INCS HL
MOV A,@DE	/INCS E
XCH A,@DE	DECS E
7.011 7.1,@ 52	∕INCS D
	DECS D
	INCS DE
MOV A,@DL	/INCS L
XCH A,@DL	DECS L
701171,602	/INCS D
	DECS D

 Branch and subroutine instructions can be referenced by the GETI instruction only when their destination addresses are in the 16K-byte space (0000H to 3FFFH). A branch or subroutine instruction to an address from 4000H to 5F7FH cannot be referenced by the GETI instruction.

Since PC does not increment the counter during execution of a GETI instruction, control returns to the address next to the GETI instruction after the execution of the GETI instruction.

When the instruction before a GETI instruction has the skip function, the GETI instruction is skipped in the same way as for other 1-byte instructions. When the instruction referenced by a GETI instruction has the skip function, the instructions after the GETI instruction are skipped.

When a string effect instruction is referenced by a GETI instruction, the following results are obtained.

- When the group of the string effect instruction before the GETI instruction is the same as that of the instruction referenced by the GETI instruction, the effect of the string effect instruction is canceled and the referenced instruction is not skipped.
- When the group of the instruction after the GETI instruction is the same as that of the instruction referenced by the GETI instruction, the effect of the string effect instruction caused by the referenced instruction is valid and the instructions after the referenced instruction are skipped.

(2) Bit manipulation instructions

The μ PD75517(A) is provided with bit test instructions, bit transfer instructions, and bit Boolean instructions (AND, OR, and XOR) in addition to normal bit manipulation instructions (set instruction and clear instruction). Manipulation bits are specified by bit manipulation addressing.

There are three types of bit manipulation addressing. The table below lists the bits manipulated by each addressing.

Addressing	Specifiable peripheral hardware	Specifiable bit address range
fmem.bit	RBE/MBE/IST1, IST0/EOT IExxx/IRQxxx	FB0H to FBFH
	Port 0 to Port 15	FF0H to FFFH
pmem.@L	BSB0 Ports 0, 4, 8, and 12	FC0H to FFFH
@H+mem.bit	All the peripheral hardware (bit-manipulatable)	All the bits of the memory bank specified by MB (bit-manipulatable)

(xxx: 0, 1, 2, 4, BT, T0, W, CSI0, TPG MB = MBE•MBS



(3) String effect instructions

When two or more instructions in the same group (group A or B) are placed at two or more string effect addresses, the instruction placed at the start point of the string effect instructions is executed. After that, each string effect instruction is executed as an NOP instruction.

Group A: MOV A, #n4, MOV XA, #n8

Group B: MOV HL, #n8

(4) Base conversion instruction

The μ PD75517(A) is provided with base conversion instructions to convert the results of addition and subtraction of 4-bit data to a base-n number.

When a base-m number is to be obtained, the following combinations of instructions are used for adjustment.

• For addition ADDS A, #16-m

ADDC A, @HL ADDS A, #m

· For subtraction SUBC A, @HL

ADDS A, #m

The result of adding or subtracting the contents of the accumulator and the memory addressed by the HL register pair is converted to a base-m number. However, for subtraction, the complement of the obtained result (base-m number) is set in the accumulator. An overflow or underflow is reflected in the carry flag. (In the above combinations, the skip function of the ADDS A, #m instruction is prohibited.)

8.2 INSTRUCTION SET AND ITS OPERATION

(1) Representation format and description method of operands

An operand is described in the operand field of each instruction according to the description method corresponding to the operand representation format of the instruction. Refer to the assembler specifications for details. When two or more elements are described in the description method field, select one of them. Uppercase letters, a plus sign (+), and a minus sign (-) are keywords, so they can be used without alteration.

Specify an appropriate numeric value or label for immediate data.

Representa- tion format	Description method				
reg	X, A, B, C, D, E, H, L				
reg1	X, B, C, D, E, H, L				
rp	XA, BC, DE, HL				
rp1	BC, DE, HL				
rp2	BC, DE				
rp'	XA, BC, DE, HL, XA', BC', DE', HL'				
rp'1	BC, DE, HL, XA', BC', DE', HL'				
rpa	HL, HL+, HL-, DE, DL				
rpa1	DE, DL				
n4	4-bit immediate data or label				
n8	8-bit immediate data or label				
mem	8-bit immediate data or label ^{Note}				
bit	2-bit immediate data or label				
fmem	FB0H-FBFH/FF0H-FFFH immediate data or label				
pmem	FC0H-FFFH immediate data or label				
addr	0000H-3F7FH immediate data or label				
addr1	0000H-5F7FH immediate data or label				
caddr	12-bit immediate data or label				
faddr	11-bit immediate data or label				
taddr	20H-7FH immediate data (bit 0 = 0) or label				
PORTn	PORT0-PORT15				
IExxx	IEBT, IECSI0, IET0, IE0, IE1, IE2, IE4, IEW, IETPG				
RBn	RB0-RB3				
MBn	MB0, MB1, MB2, MB3, MB15				

Note Only even addresses can be specified for 8-bit data processing.



(2) Legend

: A register, 4-bit accumulator Α В : B register, 4-bit accumulator С C register, 4-bit accumulator D : D register, 4-bit accumulator Ε : E register, 4-bit accumulator Н : H register, 4-bit accumulator L : L register, 4-bit accumulator Χ : X register, 4-bit accumulator

XA : Register pair (XA), 8-bit accumulator
 BC : Register pair (BC), 8-bit accumulator
 DE : Register pair (DE), 8-bit accumulator
 HL : Register pair (HL), 8-bit accumulator

XA' : Extended register pair (XA')
BC' : Extended register pair (BC')
DE' : Extended register pair (DE')
HL' : Extended register pair (HL')

PC: Program counter SP: Stack pointer

CY : Carry flag, bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag

PORTn: Port n (n = 0 to 15)

IME : Interrupt master enable flag

IPS : Interrupt priority specification register

IExxx : Interrupt enable flag

RBS : Register bank select register

MBS : Memory bank select register

PCC : Processor clock control register

. : Address/bit delimiter (xx) : Contents addressed by xx

××H : Hexadecimal data

(3) Explanation of the symbols in the addressing area field

*1	MB = MBE•MBS (MBS = 0, 1, 2, 3, or 15)	†
*2	MB = 0	
*3	MBE = 0: MB = 0 (00H-7FH) MB = 15 (80H-FFH) MBE = 1: MB = MBS (MBS = 0, 1, 2, 3, or 15)	Data memory addressing
*4	MB = 15, fmem = FB0H-FBFH or FF0H-FFFH	
*5	MB = 15, pmem = FC0H-FFFH	→
*6	addr = 0000H-3F7FH	A
*7	addr = (Current PC) - 15 to (Current PC) - 1 or (Current PC) + 2 to (Current PC) + 16	
*8	caddr = 0000H-0FFFH (PC14,13,12 = 000B) or 1000H-1FFFH (PC14,13,12 = 001B) or 2000H-2FFFH (PC14,13,12 = 010B) or 3000H-3FFFH (PC14,13,12 = 011B) or 4000H-4FFFH (PC14,13,12 = 100B) or 5000H-5F7FH (PC14,13,12 = 101B)	Program memory addressing
*9	faddr = 0000H-07FFH	
*10	taddr = 0020H-007FH	
*11	addr1 = 0000H-5F7FH	

Remarks 1. MB indicates an accessible memory bank.

- 2. For *2, MB is always 0 irrespective of MBE and MBS.
- 3. For *4 and *5, MB is always 15 irrespective of MBE and MBS.
- 4. *6 to *11 indicate each addressable area.

(4) Explanation of the machine cycle column

S represents the number of machine cycles required when a skip instruction with the skip function performs a skip operation. S assumes one of the following values:

- When no skip operation is performed:
 S = 0
- When a 1-byte instruction or 2-byte instruction is skipped: S = 1
- When a 3-byte instruction Note is skipped: S = 2

Note 3-byte instruction: BR laddr, BRA laddr1, CALL laddr, and CALLA laddr1 instructions

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of the CPU clock, and three types of times are available for selection according to the PCC setting.



Instruction	Mnemonic	Operand	Number of bytes	Machine cycle	Operation	Address- ing area	Skip condition
Transfer	MOV	A,#n4	1	1	A ← n4		String effect A
instruc-		reg1,#n4	2	2	reg1 ← n4		
tion		XA,#n8	2	2	XA ← n8		String effect A
		HL,#n8	2	2	HL ← n8		String effect B
		rp2,#n8	2	2	rp2 ← n8		
		A,@HL	1	1	A ← (HL)	*1	
		A,@HL+	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A,@HL-	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L - 1$	*1	L = FH
		A,@rpa1	1	1	A ← (rpa1)	*2	
		XA,@HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL,A	1	1	(HL) ← A	*1	
		@HL,XA	2	2	(HL) ← XA	*1	
		A,mem	2	2	A ← (mem)	*3	
		XA,mem	2	2	XA ← (mem)	*3	
		mem,A	2	2	(mem) ← A	*3	
		mem,XA	2	2	(mem) ← XA	*3	
		A,reg	2	2	A ← reg		
		XA,rp'	2	2	$XA \leftarrow rp'$		
		reg1,A	2	2	reg1 ← A		
		rp'1,XA	2	2	rp′1 ← XA		
	ХСН	A,@HL	1	1	$A \leftrightarrow (HL)$	*1	
		A,@HL+	1	2 + S	$A \leftrightarrow$ (HL), then $L \leftarrow L + 1$	*1	L = 0
		A,@HL-	1	2 + S	$A \leftrightarrow$ (HL), then L \leftarrow L - 1	*1	L = FH
		A,@rpa1	1	1	A ↔ (rpa1)	*2	
		XA,@HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A,mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA,mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A,reg1	1	1	$A \leftrightarrow reg1$		
		XA,rp'	2	2	$XA \leftrightarrow rp'$		
	MOVT	XA,@PCDE	1	3	XA ← (PC ₁₄₋₈ +DE) _{ROM}		
		XA,@PCXA	1	3	XA ← (PC14-8+XA)ROM		
		XA, @BCDE ^{Note}	1	3	XA ← (B₂-0+CDE)ROM	*11	
		XA, @BCXA ^{Note}	1	3	XA ← (B ₂₋₀ +CXA) _{ROM}	*11	

Note Only lower three bits are valid in the B register.



Instruction	Mnemonic	Operand	Number of bytes	Machine cycle	Operation	Address- ing area	Skip condition
Bit	MOV1	CY,fmem.bit	2	2	CY ← (fmem.bit)	*4	
transfer		CY,pmem.@L	2	2	$CY \leftarrow (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
instruc- tion		CY,@H+mem.bit	2	2	CY ← (H+mem₃-₀.bit)	*1	
		fmem.bit,CY	2	2	$(fmem.bit) \leftarrow CY$	*4	
		pmem.@L,CY	2	2	$(pmem_{7\text{-}2}+L_{3\text{-}2}.bit(L_{1\text{-}0})) \leftarrow CY$	*5	
		@H+mem.bit,CY	2	2	(H+mem₃-o.bit) ← CY	*1	
	ADDS	A,#n4	1	1 + S	$A \leftarrow A + n4$		carry
Arithme-		XA,#n8	2	2 + S	$XA \leftarrow XA + n8$		carry
tic/logical instruc-		A,@HL	1	1 + S	$A \leftarrow A + (HL)$	*1	carry
tion		XA,rp′	2	2 + S	$XA \leftarrow XA + rp'$		carry
		rp'1,XA	2	2 + S	$rp'1 \leftarrow rp'1 + XA$		carry
	ADDC	A,@HL	1	1	$A,CY \leftarrow A + (HL) + CY$	*1	
		XA,rp′	2	2	$XA,CY \leftarrow XA + rp' + CY$		
		rp'1,XA	2	2	$rp'1,CY \leftarrow rp'1 + XA + CY$		
	SUBS	A,@HL	1	1 + S	$A \leftarrow A \text{ - (HL)}$	*1	borrow
		XA,rp′	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1,XA	2	2 + S	rp′1 ← rp′1 - XA		borrow
	SUBC	A,@HL	1	1	$A,CY \leftarrow A - (HL) - CY$	*1	
		XA,rp′	2	2	$XA,CY \leftarrow XA - rp' - CY$		
		rp'1,XA	2	2	$rp'1,CY \leftarrow rp'1 - XA - CY$		
	AND	A,#n4	2	2	$A \leftarrow A \wedge n4$		
		A,@HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA,rp′	2	2	$XA \leftarrow XA \wedge rp'$		
		rp′1,XA	2	2	$rp'1 \leftarrow rp'1 \land XA$		
	OR	A,#n4	2	2	$A \leftarrow A \vee n4$		
		A,@HL	1	1	$A \leftarrow A \vee (HL)$	*1	
		XA,rp′	2	2	$XA \leftarrow XA \lor rp'$		
		rp'1,XA	2	2	rp′1 ← rp′1 ∨ XA		
	XOR	A,#n4	2	2	A ← A ∀ n4		
		A,@HL	1	1	$A \leftarrow A \; \forall \; (HL)$	*1	
		XA,rp′	2	2	XA ← XA ∀ rp′		
		rp'1,XA	2	2	rp′1 ← rp′1 ∀ XA		



Instruction	Mnemonic	Operand	Number of bytes	Machine cycle	Operation	Address- ing area	Skip condition
Accumula- tor manipu-	RORC	Α	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, \ A_{n\text{-}1} \leftarrow A_n$		
lation instruction	NOT	Α	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement		rp1	1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
instruction		@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	$(mem) \leftarrow (mem) + 1$	*3	(mem) = 0
	DECS	reg	1	1 + S	reg ← reg - 1		reg = FH
		rp'	2	2 + S	$rp' \leftarrow rp' - 1$		rp' = FFH
Compari-	SKE	reg,#n4	2	2 + S	Skip if reg = n4		reg = n4
son ··		@HL,#n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
instruction		A,@HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA,@HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A,reg	2	2 + S	Skip if A = reg		A = reg
		XA,rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipula-	CLR1	CY	1	1	$CY \leftarrow 0$		
tion instruction	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		



Instruction	Mnemonic	Operand	Number of bytes	Machine cycle	Operation	Address- ing area	Skip condition
Memory	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
bit		fmem.bit	2	2	(fmem.bit) ← 1	*4	
manipula- tion		pmem.@L	2	2	(pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) ← 1	*5	
instruc-		@H+mem.bit	2	2	(H+mem₃-o.bit) ← 1	*1	
tion	CLR1	mem.bit	2	2	(mem.bit) \leftarrow 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	(pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) ← 0	*5	
		@H+mem.bit	2	2	(H+mem₃-o.bit) ← 0	*1	
	SKT	mem.bit	2	2 + S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if (H+mem ₃₋₀ .bit) = 1	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀)) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2 + S	Skip if (H+mem ₃₋₀ .bit) = 0	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀)) = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if (H+mem ₃₋₀ .bit) = 1 and clear	*1	(@H+mem.bit) = 1
	AND1	CY,fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY,pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	$CY \leftarrow CY \land (H+mem_{3-0}.bit)$	*1	
	OR1	CY,fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY,pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	CY ← CY ∨ (H+mem₃-o.bit)	*1	
	XOR1	CY,fmem.bit	2	2	CY ← CY ♥ (fmem.bit)	*4	
		CY,pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	CY ← CY ♥ (H+mem ₃₋₀ .bit)	*1	
Branch instruc-	BR	addr1	_	_	PC ₁₄₋₀ ← addr1 (The assembler selects an appropriate instruction from the BR laddr, BRA laddr1, BRCB lcaddr, and BR \$addr instructions.)	*11	
tion		\$addr	1	2	$PC_{14-0} \leftarrow addr$	*7	
		!addr	3	3	$PC_{14} \leftarrow 0$, $PC_{13-0} \leftarrow addr$	*6	
		PCDE	2	3	PC14-0 ← PC14-8 + DE		
		PCXA	2	3	PC ₁₄₋₀ ← PC ₁₄₋₈ + XA		
		BCDE ^{Note}	2	3	PC ₁₄₋₀ ← B ₂₋₀ + CDE	*11	
		BCXA ^{Note}	2	3	PC ₁₄₋₀ ← B ₂₋₀ + CXA	*11	
	BRA	!addr1	3	3	PC₁₄₋₀ ← addr1	*11	
	BRCB	!caddr	2	2	PC14-0 ← PC14,13,12 + caddr11-0	*8	

Note Only lower three bits are valid in the B register.



Instruction	Mnemonic	Operand	Number of bytes	Machine cycle	Operation	Address- ing area	Skip condition
Subrou- tine stack control instruction	CALL	!addr	3	4	$\begin{array}{l} (\text{SP-2}) \leftarrow \times, \times, \text{MBE,RBE} \\ (\text{SP-6})(\text{SP-3})(\text{SP-4}) \leftarrow \text{PC}_{11\text{-}0} \\ (\text{SP-5}) \leftarrow 0, \text{PC}_{14}, \text{PC}_{13}, \text{ PC}_{12} \\ \text{PC}_{14} \leftarrow 0, \text{PC}_{13\text{-}0} \leftarrow \text{addr, SP} \leftarrow \text{SP-6} \end{array}$	*6	
	CALLA	!addr1	3	3	$ \begin{aligned} &(\text{SP-2}) \leftarrow \text{x,x,MBE,RBE} \\ &(\text{SP-6})(\text{SP-3})(\text{SP-4}) \leftarrow \text{PC}_{11\text{-}0} \\ &(\text{SP-5}) \leftarrow \text{0,PC}_{14},\text{PC}_{13}, \text{ PC}_{12} \\ &\text{PC}_{14\text{-}0} \leftarrow \text{addr, SP} \leftarrow \text{SP - 6} \end{aligned} $	*11	
	CALLF	!faddr	2	3	$\begin{split} &(\text{SP-2}) \leftarrow \text{x,x,MBE,RBE} \\ &(\text{SP-6})(\text{SP-3})(\text{SP-4}) \leftarrow \text{PC}_{11\text{-}0} \\ &(\text{SP-5}) \leftarrow \text{0,PC}_{14},\text{PC}_{13}, \text{ PC}_{12} \\ &\text{PC}_{14\text{-}0} \leftarrow \text{0000} + \text{faddr, SP} \leftarrow \text{SP-6} \end{split}$	*9	
	RET		1	3	$PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ $\times PC_{14}, PC_{13}, PC_{12} \leftarrow (SP+1)$ $\times X, MBE, RBE \leftarrow (SP+4)$ $SP \leftarrow SP + 6$		
	RETS		1	3 + S	$\begin{array}{l} PC_{11\text{-}0} \leftarrow (SP)(SP+3)(SP+2) \\ \times, PC_{14}, PC_{13}, PC_{12} \leftarrow (SP+1) \\ \times, \times, MBE, RBE \leftarrow (SP+4) \\ SP \leftarrow SP + 6 \\ then skip unconditionally \end{array}$		Uncondition- ally
	RETI		1	3	$\begin{split} & PC_{11\text{-}0} \leftarrow (SP)(SP+3)(SP+2) \\ & \times , PC14, PC13, PC12 \leftarrow (SP+1) \\ & PSW \leftarrow (SP+4)(SP+5), \ SP \leftarrow SP + 6 \end{split}$		
	PUSH	rp	1	1	$(SP\text{-}1)(SP\text{-}2) \leftarrow rp,SP \leftarrow SP\text{-}2$		
		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP - 2$		
	POP	rp	1	1	$rp \leftarrow (SP+1)(SP),SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP+1),RBS \leftarrow (SP),SP \leftarrow \\ SP + 2$		
Interrupt	EI		2	2	IME(IPS.3) ← 1		
control		IE×××	2	2	IE××× ← 1		
instruction	DI		2	2	IME(IPS.3) ← 0		
		IE×××	2	2	$IE \times \times \times \leftarrow 0$		
I/O	INNote	A,PORTn	2	2	A ← PORTn (n=0-15)		
instruction		XA,PORTn	2	2	XA ← PORTn+1,PORTn (n=4,6)		
	OUT ^{Note}	PORTn,A	2	2	PORTn ← A (n=2-7,9-14)		_
		PORTn,XA	2	2	$PORTn_{+1}, PORTn \leftarrow XA (n=4,6)$		_
СРИ	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
control	STOP		2	2	Set STOP Mode (PCC.3 \leftarrow 1)		
instruction	NOP		1	1	No Operation		

Note MBE = 0, or MBE = 1 and MBS = 15 must be set when an IN/OUT instruction is executed.

Instruction	Mnemonic	Operand	Number of bytes	Machine cycle	Operation	Address- ing area	Skip condition
Special	SEL	RBn	2	2	$RBS \leftarrow n \ (n=0-3)$		
instruc-		MBn	2	2	MBS ← n (n=0,1,2,3,15)		
tion	GETINote	taddr	1	3	• For a TBR instruction *10 PC13-0 \leftarrow (taddr)4-0 + (taddr+1) PC14 \leftarrow 0		
				4	• For a TCALL instruction $ (SP-5)(SP-6)(SP-3)(SP-4) \leftarrow PC_{14-0} $ $ (SP-2) \leftarrow \times, \times, MBE, RBE $ $ PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr+1) $ $ SP \leftarrow SP-6 \ PC_{14} \leftarrow 0 $		
				3	For an instruction other than TBR and TCALL (taddr)(taddr+1)		Depends upon the referenced instruction.

Note The TBR and TCALL instructions are table definition assembler pseudo instructions of the GETI instructions.


8.3 INSTRUCTION CODES OF EACH INSTRUCTION

(1) Explanations of the symbols for the instruction codes

R ₂	R ₁	R₀	reg	
0	0	0	Α	1 →
0	0	1	х	
0	1	0	L	
0	1	1	Н	
1	0	0	E	reg reg1
1	0	1	D	
1	1	0	С	
1	1	1	В	

				_	
P ₂	P ₁	P ₀	reg-pair		
0	0	0	XA	\uparrow	
0	0	1	XA'		\uparrow
0	1	0	HL		
0	1	1	HL'	rp'	
1	0	0	DE	IP	rp'1
1	0	1	DE'		
1	1	0	ВС		
1	1	1	BC'		\downarrow

	Q ₂	Q ₁	Qo	addressing
İ	0	0	1	@HL
	0	1	0	@HL+
	0	1	1	@HL-
	1	0	0	@DE
	1	0	1	@DL
L				



	P ₂	P ₁	reg-pair
I	0	0	XA
ı	0	1	HL
ı	1	0	DE
	1	1	вс

	_	$\overline{\uparrow}$
rp2	rp1	rp

N ₅	N ₂	N ₁	No	IE×××
0	0	0	0	IEBT
0	0	1	0	IEW
0	0	1	1	IETPG
0	1	0	0	IET0
0	1	0	1	IECSI0
0	1	1	0	IE0
0	1	1	1	IE2
1	0	0	0	IE4
1	1	1	0	IE1

In: Immediate data for n4 or n8

D_n: Immediate data for mem

B_n: Immediate data for bit

N_n: Immediate data for n or IExxx

 T_n : Immediate data for taddr \times 1/2

An: Immediate data for the relative address distance (2 to 16) for the branch destination address minus one

S_n: Immediate data for the ones complement of the relative address distance (15 to 1) for the branch destination address

(2) Bit manipulation addressing instruction codes

*1 in the operand field indicates that there are three types of bit manipulation addressing, fmem.bit, pmem.@L, and @H+mem.bit.

The table below lists the second byte *2 of an instruction code corresponding to the above addressing.

*1	Second byte of instruction code			n coc	Accessible bits				
fmem.bit	1	0	В1	Bo	Fз	F ₂	F ₁	Fo	FB0H - FBFH manipulatable bits
	1	1	В1	Bo	Fз	F ₂	F ₁	Fo	FF0H - FFFH manipulatable bits
pmem.@L	0	1	0	0	Gз	G ₂	G ₁	G₀	FC0H-FFFH manipulatable bits
@H+mem.bit	0	0	Bı	Bo	Dз	D ₂	D ₁	D ₀	Manipulatable bits of accessible memory bank

B_n: Immediate data for bit

Fn: Immediate data for fmem (Low-order four bits of address)

Gn: Immediate data for pmem (Bits 2 to 5 of address)

D_n: Immediate data for mem (Low-order four bits of address)



Instruc-		0 1		Instruction code	
tion	Mnemonic	Operand	B ₁	B ₂	Вз
Transfer	MOV	A, #n4	0 1 1 1 l3 l2 l1 l0		
instruc-		reg1, #n4	1 0 0 1 1 0 1 0 I ₃	I2 I1 I0 1 R2 R1 R0	
tion		rp, #n8	1 0 0 0 1 P ₂ P ₁ 1 I ₇	l6 l5 l4 l3 l2 l1 l0	
		A, @rpa	1 1 1 0 0 Q ₂ Q ₁ Q ₀		
		XA, @HL	1 0 1 0 1 0 1 0 0	0 0 1 1 0 0 0	
		@HL, A	1 1 1 0 1 0 0 0		
		@HL, XA	1 0 1 0 1 0 1 0 0	0 0 1 0 0 0 0	
		A, mem	1 0 1 0 0 0 1 1 D ₇	D6 D5 D4 D3 D2 D1 D0	
		XA, mem	1 0 1 0 0 0 1 0 D ₇	D6 D5 D4 D3 D2 D1 0	
		mem, A	1 0 0 1 0 0 1 1 D ₇	D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	
		mem, XA	1 0 0 1 0 0 1 0 D ₇	D6 D5 D4 D3 D2 D1 0	
		A, reg	1 0 0 1 1 0 0 1 0	1 1 1 1 R ₂ R ₁ R ₀	
		XA, rp'	1 0 1 0 1 0 1 0 0	1 0 1 1 P ₂ P ₁ P ₀	
		reg1, A	1 0 0 1 1 0 0 1 0	1 1 1 0 R ₂ R ₁ R ₀	
		rp'1, XA	1 0 1 0 1 0 1 0 0	1 0 1 0 P ₂ P ₁ P ₀	
	хсн	A, @rpa	1 1 1 0 1 Q ₂ Q ₁ Q ₀		
		XA, @HL	1 0 1 0 1 0 1 0 0	0 0 1 0 0 0 1	
		A, mem	1 0 1 1 0 0 1 1 D ₇	D6 D5 D4 D3 D2 D1 D0	
		XA, mem	1 0 1 1 0 0 1 0 D ₇	D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ 0	
		A, reg1	1 1 0 1 1 R ₂ R ₁ R ₀		
		XA, rp'	1 0 1 0 1 0 1 0 0	1 0 0 0 P ₂ P ₁ P ₀	
	MOVT	XA, @PCDE	1 1 0 1 0 1 0 0		
		XA, @PCXA	1 1 0 1 0 0 0 0		
		XA, @BCDE	1 1 0 1 0 1 0 1		
		XA, @BCXA	1 1 0 1 0 0 0 1		
Bit transfer	MOV1	CY, *1	1 0 1 1 1 1 0 1	*2	
instruction		*1, CY	1 0 0 1 1 0 1 1	*2	



Instruc-				Instruction code	
tion	Mnemonic	Operand	B ₁	B ₂	Вз
Arithme-	ADDS	A, #n4	0 1 1 0 l3 l2 l1 l0		
tic/logical		XA, #n8	1 0 1 1 1 0 0 1	l7 l6 l5 l4 l3 l2 l1 l0	
instruc- tion		A, @HL	1 1 0 1 0 0 1 0		
		XA, rp'	1 0 1 0 1 0 1 0	1 1 0 0 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 1 0 0 0 P ₂ P ₁ P ₀	
	ADDC	A, @HL	1 0 1 0 1 0 0 1		
		XA, rp'	1 0 1 0 1 0 1 0	1 1 0 1 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 1 0 1 0 P ₂ P ₁ P ₀	
	SUBS	A, @HL	1 0 1 0 1 0 0 0		
		XA, rp'	1 0 1 0 1 0 1 0	1 1 1 0 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 1 1 0 0 P ₂ P ₁ P ₀	
	SUBC	A, @HL	1 0 1 1 1 0 0 0		
		XA, rp'	1 0 1 0 1 0 1 0	1 1 1 1 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 1 1 1 0 P ₂ P ₁ P ₀	
	AND	A, #n4	1 0 0 1 1 0 0 1	0 0 1 1 l3 l2 l1 l0	
		A, @HL	1 0 0 1 0 0 0 0		
		XA, rp'	1 0 1 0 1 0 1 0	1 0 0 1 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 0 0 1 0 P ₂ P ₁ P ₀	
	OR	A, #n4	1 0 0 1 1 0 0 1	0 1 0 0 l ₃ l ₂ l ₁ l ₀	
		A, @HL	1 0 1 0 0 0 0 0		
		XA, rp'	1 0 1 0 1 0 1 0	1 0 1 0 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 0 1 0 0 P ₂ P ₁ P ₀	
	XOR	A, #n4	1 0 0 1 1 0 0 1	0 1 0 1 l ₃ l ₂ l ₁ l ₀	
		A, @HL	1 0 1 1 0 0 0 0		
		XA, rp'	1 0 1 0 1 0 1 0	1 0 1 1 1 P ₂ P ₁ P ₀	
		rp'1, XA	1 0 1 0 1 0 1 0	1 0 1 1 0 P ₂ P ₁ P ₀	
Accumulator manipulation	RORC	А	1 0 0 1 1 0 0 0		
instruction	NOT	Α	1 0 0 1 1 0 0 1	0 1 0 1 1 1 1 1	



Instruc-	Mnemonic	Onerend		Instruction code	
tion	Willemonic	Operand	B ₁	B2	Вз
Incre-	INCS	reg	1 1 0 0 0 R ₂ R ₁ R ₀		
ment/ decre-		rp1	1 0 0 0 1 P ₂ P ₁ P ₀		
ment		@HL	1 0 0 1 1 0 0 1	0 0 0 0 0 0 1 0	
instruc-		mem	1 0 0 0 0 0 1 0	D7 D6 D5 D4 D3 D2 D1 D0	
tion	DECS	reg	1 1 0 0 1 R ₂ R ₁ R ₀		
		rp'	1 0 1 0 1 0 1 0	0 1 1 0 1 P ₂ P ₁ P ₀	
Compari-	SKE	reg, #n4	1 0 0 1 1 0 1 0	I3 I2 I1 I0 O R2 R1 R0	
son instruc-		@HL, #n4	1 0 0 1 1 0 0 1	0 1 1 0 l3 l2 l1 l0	
tion		A, @HL	1 0 0 0 0 0 0 0		
		XA, @HL	1 0 1 0 1 0 1 0	0 0 0 1 1 0 0 1	
		A, reg	1 0 0 1 1 0 0 1	0 0 0 0 1 R ₂ R ₁ R ₀	
		XA, rp'	1 0 1 0 1 0 1 0	0 1 0 0 1 P ₂ P ₁ P ₀	
Carry flag	SET1	CY	1 1 1 0 0 1 1 1		
manipu- lation	CLR1	CY	1 1 1 0 0 1 1 0		
instruc-	SKT	CY	1 1 0 1 0 1 1 1		
tion	NOT1	CY	1 1 0 1 0 1 1 0		
Memory	SET1	mem.bit	1 0 B ₁ B ₀ 0 1 0 1	D7 D6 D5 D4 D3 D2 D1 D0	
bit manipu-		*1	1 0 0 1 1 1 0 1	*2	
lation	CLR1	mem.bit	1 0 B ₁ B ₀ 0 1 0 0	D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀	
instruc-		*1	1 0 0 1 1 1 0 0	*2	
tion	SKT	mem.bit	1 0 B ₁ B ₀ 0 1 1 1	D7 D6 D5 D4 D3 D2 D1 D0	
		*1	1 0 1 1 1 1 1 1	*2	
	SKF	mem.bit	1 0 B ₁ B ₀ 0 1 1 0	D7 D6 D5 D4 D3 D2 D1 D0	
		*1	1 0 1 1 1 1 1 0	*2	
	SKTCLR	*1	1 0 0 1 1 1 1 1	*2	
	AND1	CY, *1	1 0 1 0 1 1 0 0	*2	
	OR1	CY, *1	1 0 1 0 1 1 1 0	*2	
	XOR1	CY, *1	1 0 1 1 1 1 0 0	*2	



Instruc-			Instruction code					
tion	Mnemonic	Operand	B1 B2 E	33				
Branch	BR	!addr	1 0 1 0 1 0 1 1 0 0 addr					
instruc-		\$addr (+16) to (+2)	0 0 0 A ₃ A ₂ A ₁ A ₀					
tion		(-1) to (-15)	1 1 1 S ₃ S ₂ S ₁ S ₀					
		PCDE	1 0 0 1 1 0 0 1 0 0 0 0 0 1 0 0					
		PCXA	1 0 0 1 1 0 0 1 0 0 0 0 0 0 0					
		BCDE	1 0 0 1 1 0 0 1 0 0 0 0 1 0 1					
		BCXA	1 0 0 1 1 0 0 1 0 0 0 0 0 0 1					
	BRA	!addr1	1 0 1 1 1 0 1 0 0 addr1					
	BRCB	!caddr	0 1 0 1					
Subrou-	CALL	!addr	1 0 1 0 1 0 1 1 0 1 - addr	-				
tine stack instruc-	CALLA	!addr1	1 0 1 1 1 0 1 1 0 					
tion	CALLF	!faddr	0 1 0 0 0					
	RET		1 1 1 0 1 1 1 0					
	RETS		1 1 1 0 0 0 0 0					
	RETI		1 1 1 0 1 1 1 1					
	PUSH	rp	0 1 0 0 1 P ₂ P ₁ 1					
		BS	1 0 0 1 1 0 0 1 0 0 0 0 0 1 1 1					
	POP	rp	0 1 0 0 1 P ₂ P ₁ 0					
		BS	1 0 0 1 1 0 0 1 0 0 0 0 1 1 0					
I/O	IN	A, PORTn	1 0 1 0 0 0 1 1 1 1 1 1 N ₃ N ₂ N ₁ N ₀					
instruc- tion		XA, PORTn	1 0 1 0 0 0 1 0 1 1 1 1 N ₃ N ₂ N ₁ N ₀					
	OUT	PORTn, A	1 0 0 1 0 0 1 1 1 1 1 1 N ₃ N ₂ N ₁ N ₀					
		PORTn, XA	1 0 0 1 0 0 1 0 1 1 1 1 N ₃ N ₂ N ₁ N ₀					
Interrupt	EI		1 0 0 1 1 1 0 1 1 0 1 1 0 0 1 0					
control instruc-		IExxx	1 0 0 1 1 1 0 1 1 0 N ₅ 1 1 N ₂ N ₁ N ₀					
tion	DI		1 0 0 1 1 1 0 0 1 0 1 1 0 0 1 0					
		IExxx	1 0 0 1 1 1 0 0 1 0 N ₅ 1 1 N ₂ N ₁ N ₀					
CPU	HALT		1 0 0 1 1 1 0 1 1 0 1 0 0 0 1 1					
control instruc-	STOP		10011101 10110011					
tion	NOP		0 1 1 0 0 0 0 0					
Special	SEL	RBn	1 0 0 1 1 0 0 1 0 0 1 0 0 0 N ₁ N ₀					
instruc- tion		MBn	1 0 0 1 1 0 0 1 0 0 0 1 N ₃ N ₂ N ₁ N ₀					
	GETI	taddr	0 0 T ₅ T ₄ T ₃ T ₂ T ₁ T ₀					



9. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ($T_a = 25$ °C)

Parameter	Symbol	Conditions	Rated value	Unit	
Supply voltage	V _{DD}		-0.3 to +7.0	V	
Input voltage	Vıı	Ports other than ports 4, 5, and 1	12 to 14	-0.3 to V _{DD} + 0.3	V
	Vı2	Ports 4, 5, Built-in pull-up resisto	r	-0.3 to V _{DD} + 0.3	V
		and 12 to Open drain		-0.3 to +13	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
High-level output	Іон	Each pin		-15	mA
current		Total of all pins		-30	mA
Low-level output	_{loL} Note	Each pin	Peak value	30	mA
current			rms	15	mA
		Total of all pins of ports 0, 2, 3,	Peak value	100	mA
		and 4	rms	60	mA
		Total of all pins of ports 5 to 11	Peak value	100	mA
			rms	60	mA
		Total of all pins of ports 12 to	Peak value	40	mA
		14	rms	25	mA
Operating temperature	Topt			-40 to +85	°C
Storage tempera- ture	Tstg			-65 to +150	°C

Note Calculate rms with [rms] = [peak value] $\times \sqrt{\text{duty}}$.

OPERATING SUPPLY VOLTAGE

Р	Symbol	Min.	Max.	Unit	Conditions	
A/D converter	verter Supply voltage		2.7	6.0	V	
	Ambient temperature	Ta	-40	+85	°C	
Timer/pulse	Supply voltage	V _{DD}	4.5	6.0	V	
generator	Ambient temperature	Ta	-40	+85	°C	
Other circuits	Supply voltage	V _{DD}	2.7	6.0	V	
	Ambient temperature	Ta	-40	+85	°C	

CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATOR (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

Resonator	Recommended constant	Parameter	Min.	Тур.	Max.	Unit	Conditions
Ceramic resonator	X1 X2	Oscillator frequency (fx) Note 1	1.0		6.2	MHz	V _{DD} = oscillation voltage range
	C1 C2	Oscillation settling time ^{Note 2}			4	ms	After Vod reaches Min. of the oscilla- tion voltage range
Crystal resonator	X1 X2	Oscillator frequency (fx) Note 1	1.0	4.19	6.2	MHz	
	$\begin{array}{c c} & & & & \\ & & & & \\ & & & & \\ & & & & $	Oscillation			10	ms	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}$
	<i>i</i>	settling time ^{Note 2}			30	ms	
External clock	X1 X2	X1 input frequency (fx) Note 1	1.0		6.2	MHz	
	μPD74HCU04	X1 input high/low level width (txH, txL)	81		500	ns	

- **Notes 1.** The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.
 - 2. The oscillation settling time means the time required for the oscillation to settle after VDD is applied or after the STOP mode is released.

CHARACTERISTICS OF THE SUBSYSTEM CLOCK OSCILLATOR (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

Resonator	Recommended constant	Parameter	Min.	Тур.	Max.	Unit	Conditions
Crystal resonator	XT1 XT2	Oscillator frequency (f _{XT}) Note 1	32	32.768	35	kHz	
	C3 = C4	Oscillation		1.0	2	s	V _{DD} = 4.5 to 6.0 V
	, ,,,	settling time ^{Note} 2			10	s	
External clock	XT1 XT2	XT1 input frequency (fxT) Note 1	32		100	kHz	
	Open	XT1 input high/low level width (txth, txtl)	5		15	μs	

- **Notes 1.** The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.
 - 2. The oscillation settling time means the time required for the oscillation to settle after V_{DD} is applied or after the STOP mode is released.

CAPACITANCE ($T_a = 25 \, ^{\circ}C$, $V_{DD} = 0 \, V$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input capacitance	Cı			15	pF	f = 1 MHz
Output capacitance	Со			15	pF	0 V for pins other than pins to be
I/O capacitance	Сю			15	pF	measured



DC CHARACTERISTICS ($T_a = -40$ to +85 °C, $V_{DD} = 2.7$ to 6.0 V)

Parameter	Symbol	Min.	Тур.	Max.	Unit		Condit	ions
High-level input	V _{IH1}	0.7V _{DD}		V _{DD}	V	Ports 2, 3, an	d 9 to 11,	P80, and P82
voltage	V _{IH2}	0.8V _{DD}		V _{DD}	V	Ports 0, 1, 6, 7	7, and 15,	P81, P83, and RESET
	VIH3	0.7V _{DD}		V _{DD}	V	Ports 4, 5,	Built-in	pull-up resistor
		0.7V _{DD}		10	V	and 12 to 14	Open dr	ain
	V _{IH4}	V _{DD} - 0.5		V _{DD}	V	X1, X2, and X	(T1	
Low-level input	VIL1	0		0.3V _{DD}	V	Ports 2 to 5 a	nd 9 to 1	4, P80, and P82
voltage	V _{IL2}	0		0.2V _{DD}	V	Ports 0, 1, 6, 7	7, and 15,	P81, P83, and RESET
	VIL3	0		0.4	V	X1, X2, and X	(T1	
High-level output	Vон	V _{DD} - 1.0			V	V _{DD} = 4.5 to 6	.0 V, Iон =	: –1 mA
voltage		V _{DD} - 0.5			V	Іон = –100 μΑ		
Low-level output voltage	VoL		0.4	2.0	V	Ports 3, 4, and 5	V _{DD} = 4.	.5 to 6.0 V, loL = 15 mA
				0.4	V	V _{DD} = 4.5 to 6	6.0 V, lol =	= 1.6 mA
				0.5	V	Ιοι = 400 μΑ		
				0.2V _{DD}	V	SB0 and SB1	Open dr Pull-up	rain resistor: 1 kΩ or more
High-level input	Ішн1			3	μΑ	VI = VDD	Other th	an X1, X2, and XT1
leakage current	ILIH2			20	μΑ		X1, X2,	and XT1
	Ілнз			20	μΑ	Vı = 10 V	Ports 4, (open d	5, and 12 to 14 rain)
Low-level input	ILIL1			-3	μΑ	Vı = 0 V	Other th	an X1, X2, and XT1
leakage current	ILIL2			-20	μΑ		X1, X2,	and XT1
High-level output leakage current	Ісон1			3	μΑ	Vo = VDD	Other th	an ports 4, 5, and 12
	ILOH2			20	μΑ	Vo = 10 V	Ports 4, (open d	5, and 12 to 14 rain)
Low-level output leakage current	ILOL			-3	μΑ	Vo = 0 V		
Built-in pull-up	R _{U1}	15	40	80	kΩ	Ports 0, 1, 2,	3, 6, and	V _{DD} = 5.0 V ±10 %
resistor		30		300	kΩ	7 (excl. P00) V _I = 0 V		V _{DD} = 3.0 V ±10 %
	R _{U2}	15	40	70	kΩ	Ports 4, 5, and		V _{DD} = 5.0 V ±10 %
		10		60	kΩ	Vo = V _{DD} - 2.0 V V _{DD} = 3.0		V _{DD} = 3.0 V ±10 %
Built-in pull-down resistor	R⊳	20	70	140	kΩ	Vo = 2 V Port 9		Port 9



Parameter	Symbol	Min.	Тур.	Max.	Unit		Conditi	ions	
Power supply	I _{DD1}		4.5	13.5	mA	6.0 MHz	Operation	V _{DD} =	5 V ±10 %Note 2
current Note 1			0.6	1.8	mA	crystal			3 V ±10 %Note 3
	I _{DD2}		700	2100	μΑ	resonance C1 = C2	HALT	V _{DD} =	5 V ±10 %
			250	750	μΑ	= 22 pF	mode	V _{DD} =	3 V ±10 %
	I _{DD1}		3	9	mA	4.19 MHz	Operation	V _{DD} =	5 V ±10 %Note 3
			0.55	1.5	mA	crystal resonance C1 = C2	mode	V _{DD} =	3 V ±10 %Note 3
	I _{DD2}		600	1800	μΑ		HALT	V _{DD} =	5 V ±10 %
			200	600	μΑ	= 22 pF	mode	V _{DD} =	3 V ±10 %
	Іррз		40	120	μΑ	32.768 kHz crystal resonance	Operation mode	V _{DD} =	3 V ±10 %
	I _{DD4} 5 15 μA	- resonance	HALT mode	V _{DD} =	3 V ±10 %				
	I _{DD5}		0.5	20	μΑ	XT1 = 0 V	V _{DD} = 5 V ±10 %		
			0.3	10	μΑ	STOP mode	V _{DD} =		
				5	μΑ	1	3 V ±10 %	,)	T _a = 25 °C

- Notes 1. This current excludes the current which flows through the built-in pull-up resistors.
 - 2. Value when the processor clock control register (PCC) is set to 0011 and the μ PD75517(A) is operated in the high-speed mode
 - 3. Value when the PCC is set to 0000 and the μ PD75517(A) is operated in the low-speed mode




AC CHARACTERISTICS ($T_a = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$)

(1) Basic operation

Parameter	Symbol	Min.	Тур.	Max.	Unit	Cond	litions
Cycle time (minimum	tcy	0.67		64	μs	Operated by main	V _{DD} = 4.5 to 6.0 V
instruction execution time) ^{Note 1}		2.6		64	μs	system clock pulse	
time)········		114	122	125	μs	Operated by subsy	stem clock pulse
TI0 input frequency	f⊤ı	0		1	MHz	V _{DD} = 4.5 to 6.0 V	
		0		275	kHz		
TI0 input high/low level	t тін,	0.48			μs	V _{DD} = 4.5 to 6.0 V	
width	t TIL	1.8			μs		
Interrupt input high/low	tinth,	Note 2			μs	INT0	
level width	tintl	10			μs	INT1, INT2, and IN	T4
		10			μs	KR0 to KR7	
RESET low level width	t RSL	10			μs		

Notes 1. The cycle time (minimum instruction execution time) depends on the connected resonator frequency, the system clock control register (SCC), and the processor clock control register (PCC). The figure on the next page shows the cycle time toy characteristics for the supply voltage VDD during main system clock operation.

2. This value becomes 2tcy or 128/fx according to the setting of the interrupt mode register (IM0).





(2) Serial transfer

(a) Two-wire and three-wire serial I/O modes (SCK ... Internal clock output):

Parameter	Symbol	Min.	Тур.	Max.	Unit	Con	ditions
SCK cycle time	tkcy1	1600			ns	V _{DD} = 4.5 to 6.0 V	fx = 4.19 MHz
		1340			ns	V _{DD} = 4.5 to 6.0 V	fx = 6.0 MHz
		3800			ns	fx = 4.19 MHz	
		2680			ns	fx = 6.0 MHz	
SCK high/low level	t _{KL1}	tксу/2 - 50			ns	V _{DD} = 4.5 to 6.0 V	
width	t _{KH1}	tксу/2 - 150			ns		
SI setup time (referred to SCK1)	tsıĸ1	150			ns		
SI hold time (referred to SCK1)	tksi1	400			ns		
$\overline{SCK}{\downarrow} \to SO$ output	tkso1			250	ns	$R_L = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V
delay time				1000	ns	C _L = 100 pF Note	

Note RL and CL are the resistance and capacitance of the SO output line load respectively.

(b) Two-wire and three-wire serial I/O modes (SCK ... External clock input):

Parameter	Symbol	Min.	Тур.	Max.	Unit	Con	ditions
SCK cycle time	tKCY2	800			ns	V _{DD} = 4.5 to 6.0 V	
		3200			ns		
SCK high/low level	tKL2	400			ns	V _{DD} = 4.5 to 6.0 V	
width	t _{KH2}	1600			ns		
SI setup time (referred to SCK↑)	tsık2	100			ns		
SI hold time (referred to SCK1)	tksi2	400			ns		
$\overline{\operatorname{SCK}} \downarrow \to \operatorname{SO}$ output	tkso2			300	ns	$R_L = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V
delay time				1000	ns	C _L = 100 pF Note	

Note RL and CL are the resistance and capacitance of the SO output line load respectively.



(c) SBI mode (SCK ... Internal clock output (master)):

Parameter	Symbol	Min.	Тур.	Max.	Unit	Con	ditions
SCK cycle time	tксүз	1600			ns	V _{DD} = 4.5 to 6.0 V	fx = 4.19 MHz
		1340			ns	V _{DD} = 4.5 to 6.0 V	fx = 6.0 MHz
		3800			ns	fx = 4.19 MHz	
		2680			ns	fx = 6.0 MHz	
SCK high/low level	t KL3	tксу/2 - 50			ns	V _{DD} = 4.5 to 6.0 V	
width	tкнз	tксу/2 - 150			ns		
SB0/SB1 setup time (referred to SCK1)	tsık3	150			ns		
SB0/SB1 hold time (referred to SCK↑)	tksi3	tĸcy/2			ns		
$\overline{SCK} \downarrow \to SB0/SB1$	tks03	0		250	ns	$R_L = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V
output delay time		0		1000	ns	C _L = 100 pF ^{Note}	
$\overline{SCK} \uparrow \to SB0/SB1 \downarrow$	tкsв	tĸcy			ns		
$SB0/SB1 \downarrow \rightarrow \overline{SCK}$	tsвк	tĸcy			ns		
SB0/SB1 low level width	tsbl	tĸcy			ns		
SB0/SB1 high level width	tsвн	tĸcy			ns		

 $\textbf{Note} \quad \text{RL and } \textbf{CL} \text{ are the resistance and capacitance of the SO output line load respectively}.$

(d) SBI mode (SCK ... External clock input (slave)):

Parameter	Symbol	Min.	Тур.	Max.	Unit	Cor	nditions
SCK cycle time	tKCY4	800			ns	V _{DD} = 4.5 to 6.0 V	
		3200			ns		
SCK high/low level	t _{KL4}	400			ns	V _{DD} = 4.5 to 6.0 V	
width	t _{KH4}	1600			ns		
SB0/SB1 setup time (referred to SCK↑)	tsıĸ4	100			ns		
SB0/SB1 hold time (referred to SCK↑)	tksi4	tkcy/2			ns		
$\overline{SCK} \!\downarrow \to SB0/SB1$	tkso4	0		300	ns	$R_L = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V
output delay time		0		1000	ns	C _L = 100 pF ^{Note}	
$\overline{SCK} \uparrow \to SB0/SB1 \downarrow$	tкsв	tĸcy			ns		
$SB0/SB1 \downarrow \rightarrow \overline{SCK} \downarrow$	tsвк	t KCY			ns		
SB0/SB1 low level width	tsbl	tĸcy			ns		
SB0/SB1 high level width	tsвн	tĸcy			ns		

Note RL and CL are the resistance and capacitance of the SO output line load respectively.


(3) A/D converter ($T_a = -40 \text{ to } +85 \,^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 6.0 \,^{\circ}\text{V}$, $AV_{SS} = V_{SS} = 0 \,^{\circ}\text{V}$)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	ons
Resolution		8	8	8	bit		
Absolute accuracyNote 1				±1.5	LSB	$2.5~V \leq AV_{REF} \leq V_{DD}^{\mbox{Note 2}}$	-10 ≤ Ta ≤ +85°C
				±2.0			-40 ≤ Ta < -10°C
Conversion timeNote 3	tconv			168/fx	μs		
Sampling timeNote 4	t samp			44/fx	μs		
Analog input voltage	VIAN	Avss		AVREF	V		
Analog input impedance	Ran		1000		MΩ		
Varef current	IAREF		1.0	2.0	mA		

Notes 1. Absolute accuracy excluding quantization error (±1/2 LSB)

 $\textbf{2.} \quad \textbf{2.5} \ V \leq AV_{REF} \leq V_{DD}$

ADM1 is set to 0 or 1 depending on the A/D converter reference voltage (AVREF) as follows:




When 0.6 VdD \leq AVREF \leq 0.65 VdD, ADM1 can be set to either 0 or 1.


- 3. Time from the execution of a conversion start instruction till the end of conversion (EOC = 1) (28.0 μ s: fx = 6.0 MHz, 40.1 μ s: fx = 4.19 MHz)
- 4. Time from the execution of a conversion start instruction till the end of sampling (7.33 μ s: fx = 6.0 MHz, 10.5 μ s: fx = 4.19 MHz)




AC Timing Measurement Points (Excluding X1 and XT1 Inputs)



Clock Timing




TI0 Timing




Serial Transfer Timing

Three-wire serial I/O mode:




Two-wire serial I/O mode:






Serial Transfer Timing


Bus release signal transfer:




Command signal transfer:



Interrupt Input Timing



RESET Input Timing





DATA HOLD CHARACTERISTICS BY LOW SUPPLY VOLTAGE IN DATA MEMORY STOP MODE

 $(T_a = -40 \text{ to } +85 \, ^{\circ}\text{C})$


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Data hold supply voltage	VDDDR	2.0	х	6.0	V	
Data hold supply currentNote 1	IDDDR	0	0.1	10	μΑ	VDDDR = 2.0 V
Release signal setting time	t srel				μs	
Oscillation settling	twait		2 ¹⁷ /fx		ms	Release by RESET
time ^{Note 2}			Note 3		ms	Release by interrupt request

- Notes 1. Excluding the current which flows through the built-in pull-up resistors


 - CPU operation stop time for preventing unstable operation at the beginning of oscillation
 This value depends on the settings of the basic interval timer mode register (BTM) shown below.

втмз	BTM2	DTM4	DTMO	Wait time				
DIIVIS	DIIVIZ	BTM1	ВТМ0	fx = 4.19 MHz	fx = 6.0 MHz			
_	0	0	0	2 ²⁰ /fx (approx. 175 ms)	2 ²⁰ /fx (approx. 175 ms)			
_	0	1	1	2 ¹⁷ /fx (approx. 31.3 ms)	2 ¹⁷ /fx (approx. 21.8 ms)			
_	1	0	1	2 ¹⁵ /fx (approx. 7.82 ms)	2 ¹⁵ /fx (approx. 5.46 ms)			
_	1	1	1	2 ¹³ /fx (approx. 1.95 ms)	2 ¹³ /fx (approx. 1.37 ms)			

Data Hold Timing (STOP Mode Release by RESET)




Data Hold Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)



10. PACKAGE DIMENSIONS

PACKAGE DIMENSIONS OF 80-PIN PLASTIC QFP (14 \times 20) (UNIT: mm)



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P80GF-80-3B9-2E

ITEM	MILLIMETERS	INCHES
Α	23.6 ^{±0.4}	0.929 ^{±0.016}
В	20.0 ^{±0.2}	$0.795^{+0.009}_{-0.008}$
С	14.00 ^{±0.2}	0.551-0.008
D	17.6 ^{±0.4}	0.693 ^{±0.016}
F	1.0	0.039
G	0.8	0.031
Н	0.35 ^{±0.10}	0.014+0.004
I	0.15	0.006
J	0.8 (T.P)	0.031 (T.P.)
K	1.8 ^{±0.2}	0.071-0.008
L	0.8 ^{±0.2}	0.031-0.008
M	0.15 +0.10 -0.05	$0.006^{+0.004}_{-0.003}$
N	0.15	0.006
Р	2.7	0.106
Q	0.1 ^{±0.1}	0.004 ^{±0.004}
R	0.1 ^{±0.1}	0.004 ^{±0.004}
S	3.0 MAX.	0.119 MAX.



11. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met when soldering the μ PD75517(A).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 11-1 Recommended Soldering Conditions

Part number	Package	Symbol	
μPD75517GF(A)-×××-3B9	80-pin plastic QFP (14 mm × 20 mm)	WS60-162-1 IR30-162-1 VP15-162-1 Partial heating method	

Table 11-2 Soldering Conditions

Symbol	Soldering process	Soldering conditions
WS60-162-1	Wave soldering	Temperature in the soldering vessel: 260 °C or less Soldering time: 10 seconds or less Number of soldering processes: 1 Exposure limit ^{Note} : 2 days (16 hours pre-baking is required at 125 °C afterwards) Pre-heating temperature: 120 °C max. (package surface temperature)
IR30-162-1	Infrared ray reflow	Peak package's surface temperature: 230 °C Reflow time: 30 seconds or below (at 210 °C or more) Number of reflow processes: 1 Exposure limitNote: 2 days (16 hours pre-baking is required at 125 °C afterwards)
VP15-162-1	VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or below (at 200 °C or more) Number of reflow processes: 1 Exposure limit Note: 2 days (16 hours pre-baking is required at 125 °C afterwards)
Partial heating method	Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (one side per device)

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than a single process at a time, except for "Partial heating method."

For more details, refer to our document "SMT MANUAL" (IEI-1207).



APPENDIX A SERIES PRODUCT FUNCTIONS

Product		μPD75517	μPD75P518	μPD75516	DD75D516		
Item		μPD75517(A)	μι Βνοι στο	μPD75516(A)	μPD75P516		
ROM (bytes)		24448	32640 (PROM)	16256	16256 (PROM)		
RAM (× 4 bits)		1024		5	12		
General	register		(4 bits \times 8 or 8 bits \times 4) \times 4 banks				
Machine cycle	Main- system clock	0.67 μ s/1.33 μ s/2.67 μ s/10.7 μ s (at 6.0 MHz) 0.95 μ s/1.91 μ s/3.82 μ s/15.3 μ s (at 4.19 MHz)			(at 4.19 MHz)		
	Subsystem clock	122 μs (at 32.768 kHz)					
Note 1	Total	64					
I/O port	CMOS input	16 (Shared with INT and SIO. Seven lines can be pulled up by software)					
	CMOS I/O	28 (LED direct driving and shared with SIO and PPO) • 16 lines can be pulled up by software. • Four lines can be pulled down by the mask option.					
	open- voltage is 10 V. 20 lines can be pulled up voltage is			_	0 (Eight lines for driving LEDs. Withstand oltage is 9 V. 20 lines can be pulled up by ne mask option.)		
A/D conv	erter	8-bit resolution × 8 ch (successive approximation)					
Operating voltage		V _{DD} = 2.7	to 6.0 V	V _{DD} = 3.5 to 6.0 V			
Timer/counter		4 channels - Timer/event counter - Basic interval timer - Timer/pulse generator (14-bit PWM output possible) - Clock timer					
Serial int	erface	j		face (SBI)/three-wire SIO			
Interrupt		 Vectored interrupt: Seven sources (External: 3, Internal: 4) Test input: Two sources (External: 1, Internal: 1) Clock test flag is provided. Parallel-edge-sensitive flag for key scan input is provided. 					
Instructio	 Set/reset/test/Boolean operation for bit data 4-bit data transfer, arithmetic/logical, addition/subtraction and comparison 8-bit data transfer, arithmetic/logical, addition/subtraction and comparison 						
Operatir voltage	ng supply	2.7 to 6.0 V 4.75 to 5.5 V					
Package • 80-pin plastic QFP • 80-pin ceramic LCC with a window Note 2							

Notes 1. No mask option is provided for the μ PD75P516 and μ PD75P518.

2. Only in the μ PD75P516 and μ PD75P518



APPENDIX B DEVELOPMENT TOOLS

The following development tools are provided for developing a system which employs the μ PD75517(A).

Language processor

RA75X relocatable assembler				Dort name bar
	Host machine	os	Distribution media	Part number
	PC-9800 series	MS-DOS™	3.5-inch 2HD	μS5A13RA75X
		/ Ver. 3.10 \		
		(to)	5-inch 2HD	μS5A10RA75X
		\Ver. 3.30C /		
	IBM PC series	PC DOS™	5-inch 2HC	μS7B10RA75X
		(Ver. 3.1)		

PROM programming tools

Hardware	PG-1500	and optional pro	an accessory board ogram a single chip terminal or a host 256K-bit to 1M-bit			
	PA-75P516GF	The PA-75P516GF is a dedicated PROM programmer for the μ PD75F and μ PD75P518GF. This programmer is connected to the PG-1500.				
	PA-75P516K	The PA-75P516K is a dedicated PROM programmer for the μ PD75P516K an μ PD75P518K. This programmer is connected to the PG-1500.				
Software	PG-1500 controller	This program enables the host machine to control the PG-1500 through the serial and parallel interfaces.				
		Host machine	os	Distribution media	Part number	
		PC-9800 series	MS-DOS / Ver. 3.10	3.5-inch 2HD	μS5A13PG1500	
			to Ver. 3.30C	5-inch 2HD	μS5A10PG1500	
		IBM PC series	PC DOS (Ver. 3.1)	5-inch 2HC	μS7B10PG1500	




Debugging tools

	IE ZEGGO DNote	TI IF 75000 D :		1.6 21.11.6 21	75V : 7:		
Hardware	IE-75000-R ^{Note}	The IE-75000-R is an in-circuit emulator available for the 75X series. The emulator is used together with the emulation probe to develop application					
		systems of the μ PD75517(A). For efficient debugging, the emulator is connected to the host machine and PROM programmer.					
	IE-75000-R-EM						
	IE-75000-R-EIVI	The IE-75000-R-EM is an emulation board for the IE-75000-R and IE-75001-R. The IE-75000-R contains the emulation board. The emulation board is					
		used together with the IE-75000-R or IE-75001-R to evaluate the μ PD75517(A).					
	IE-75001-R	The IE-75001-R is an in-circuit emulator available for the 75X series. This emulator is used together with the IE-75000-R-EM emulation board (option)					
		and emulation probe to develop application systems of the μ PD75517(A).					
		For efficient debu	ıgging, the emu	lator is connected to the	host machine and		
		PROM programmer.					
	EP-75516GF-R	The EP-75516GF-	The EP-75516GF-R is an emulation probe for the μ PD755 $\times\times$ series. The				
		emulation probe is connected to the IE-75000-R or IE-75001-R when it is used. A 80-pin conversion socket, the EV-9200G-80, attached to the probe facili-					
	EV-9200G-80	tates the connection of the prove with the user system.					
Software	IE control program	This program enables the host machine to control the IE-75000-R or IE-					
		75001-R through the RS-232-C interface.					
		Host machine	os	Distribution media	Part number		
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE75X		
			/ Ver. 3.10 \				
			to Ver. 3.30C	5-inch 2HD	μS5A10IE75X		
		IBM PC series	PC DOS	5-inch 2HC	μS7B10IE75X		
		IDIVITIC SELLES	(Ver. 3.1)	3-111011 2110	μο/ΒΙΟΙΕ/ολ		
			/				

Note Maintenance service only

Remark NEC is not responsible for the operation of any software unless it runs on a host machine with the operating system listed above.



[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime

systems, etc.

M4 92.6

MS-DOSTM is a trademark of Microsoft Corporation.
PC DOSTM is a trademark of IBM Corporation.