

August 1997

8-Bit, 20 MSPS, Flash A/D Converter

Features

- Resolution 8-Bit ±0.3 LSB (DNL)
- Maximum Sampling Frequency 20 MSPS
- Low Power Consumption60mW (at 20 MSPS Typ) (Reference Current Excluded)
- Built-In Sample and Hold Circuit
- Built-In Reference Voltage Self Bias Circuit
- Three-State TTL Compatible Output
- Single +5V Power Supply
- Reference Impedance300Ω (Typ)
- Evaluation Board Available (HI1175-EV)
- Low Cost
- Direct Replacement for the Sony CXD1175

Applications

- Video Digitizing
- PC Video Capture
- Image Scanners
- TV Set Top Boxes
- Multimedia
- Personal Communication Systems (PCS)

Description

The HI1175 is an 8-bit, analog-to-digital converter built in a $1.4\mu m$ CMOS process. The low power, low differential gain and phase, high sampling rate, and single 5V supply make the HI1175 ideal for video and imaging applications.


The adoption of a 2-step flash architecture achieves low power consumption (60mW) at a maximum conversion speed of 20 MSPS (Min), 35 MSPS typical with only a 2.5 clock cycle data latency. The HI1175 also features digital output enable/disable and a built in voltage reference. The HI1175 can be configured to use the internal reference or an external reference if higher precision is required.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI1175JCP	-40 to 85	24 Ld PDIP	E24.4-S
HI1175JCB	-40 to 85	24 Ld SOIC	M24.2-S
HI1175-EV	25	Evaluation Board	

Pinout

HI1175 (PDIP, SOIC) TOP VIEW




Functional Block Diagram



HC04

Typical Application Schematic



mm : Digital GND

NOTE: It is necessary that AV_{DD} and DV_{DD} pins be driven from the same supply. The gain of analog input signal can be changed by adjusting the ratio of R2 to R1.

Pin Descriptions and Equivalent Circuits

PIN NUMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION				
1	ŌĒ	1 —W — DV _{DD} — DV _{SS}	When \overline{OE} = Low, Data is valid. When \overline{OE} = High, D0 to D7 pins high impedance				
2, 24	DV _{SS}		Digital GND.				
3-10	D0 to D7		D0 (LSB) to D7 (MSB) Output.				
11, 13	DV _{DD}		Digital +5V.				
12	CLK	φ DV _{DD}	Clock Input.				
		(2-W-)					
16	V _{RTS}	° AV _{DD} ≩	Shorted with V _{RT} generates, +2.6V.				
17	V _{RT}	φ AV _{DD}	Reference Voltage (Top).				
23	V _{RB}	(7) ————————————————————————————————————	Reference Voltage (Bottom).				
14, 15, 18	AV _{DD}		Analog +5V.				
19	V _{IN}	19 AV _{SS}	Analog Input.				
20, 21	AV _{SS}		Analog GND.				
22	V _{RBS}	P AV _{SS}	Shorted with V _{RB} generates +0.6V.				

HI1175

 tpW1
 25ns (Min)

 tpW0
 25ns (Min)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

Clock Pulse Width

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $f_C = 20 \text{ MSPS}, V_{DD} = +5V, V_{RB} = 0.5V, V_{RT} = 2.5V, T_A = 25^{\circ}C \text{ (Note 1)}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SYSTEM PERFORMANCE							
Offset Voltage							
E _{OT}		-60	-35	-10	mV		
E _{OB}		0	+15	+45	mV		
Integral Non-Linearity, INL	$f_C = 20 \text{ MSPS}, V_{IN} = 0.6 \text{V to } 2.6 \text{V}$	-	±0.5	±1.3	LSB		
Differential Non-Linearity, DNL	$f_C = 20 \text{ MSPS}, V_{IN} = 0.6 \text{V to } 2.6 \text{V}$	-	±0.3	±0.5	LSB		
DYNAMIC CHARACTERISTICS							
Effective Number of Bits, ENOB	f _{IN} = 1MHz	-	7.6	-	Bits		
Spurious Free Dynamic Range	f _{IN} = 1MHz	-	51	-	dB		
Signal to Noise Ratio, SINAD	f _C = 20MHz, f _{IN} = 1MHz	-	46	-	dB		
$= \frac{\text{RMS Signal}}{\text{RMS Noise} + \text{Distortion}}$	$f_C = 20MHz, f_{IN} = 3.58MHz$	-	46	-	dB		
Maximum Conversion Speed, f _C	V _{IN} = 0.6V to 2.6V, f _{IN} = 1kHz Ramp	20	35	-	MSPS		
Minimum Conversion Speed		-	-	0.5	MSPS		
Differential Gain Error, DG	NTSC 40 IRE Mod Ramp, f _C = 14.3 MSPS	-	1.0	-	%		
Differential Phase Error, DP		-	0.5	-	Degree		
Aperture Jitter, t _{AJ}		-	30	-	ps		
Sampling Delay, t _{DS}		-	4	-	ns		
Data Latency, t _{LAT}		-	-	2.5	Cycles		
ANALOG INPUTS	•	•					
Analog Input Bandwidth (-1dB), BW		-	18	-	MHz		
Analog Input Capacitance, C _{IN}	V _{IN} = 1.5V + 0.07V _{RMS}	-	11	-	pF		

 $\textbf{Electrical Specifications} \quad \text{ f}_{C} = 20 \text{ MSPS}, \text{ V}_{DD} = +5\text{V}, \text{ V}_{RB} = 0.5\text{V}, \text{ V}_{RT} = 2.5\text{V}, \text{ T}_{A} = 25^{\circ}\text{C (Note 1)} \text{ (Continued)}$

PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
REFERENCE INPUT	•			•	•	
Reference Pin Current, I _{REF}			4.5	6.6	8.7	mA
Reference Resistance (V_{RT} to V_{RB}), R_{REF}			230	300	450	Ω
INTERNAL VOLTAGE REFERENCE	•			•	•	
Self Bias Mode 1						
V_{RB}	Short V _{RB} and V _{RBS} , Short V	RT and V _{RTS}	0.60	0.64	0.68	V
V _{RT} - V _{RB}			1.96	2.09	2.21	٧
Self Bias Mode 2, V _{RT}	V_{RB} = AGND, Short V_{RT} and	V _{RTS}	2.25	2.39	2.53	٧
DIGITAL INPUTS				•		
Digital Input Voltage						
V _{IH}			4.0	-	-	V
V _{IL}			ı	-	1.0	V
Digital Input Current						
I _{IH}	V _{DD} = Max	$V_{IH} = V_{DD}$	-	-	5	μΑ
I _{IL}		$V_{IL} = 0V$	-	-	5	μΑ
DIGITAL OUTPUTS						
Digital Output Current						
ГОН	$\overline{OE} = V_{SS}, V_{DD} = Min$	$V_{OH} = V_{DD} - 0.5V$	-1.1	-	-	mA
l _{OL}		$V_{OL} = 0.4V$	3.7	-	-	mA
Digital Output Current						
lozh	$\overline{OE} = V_{DD}, V_{DD} = Max$	$V_{OH} = V_{DD}$	-	0.01	16	μΑ
I _{OZL}		$V_{OL} = 0V$	-	0.01	16	μΑ
TIMING CHARACTERISTICS						
Output Data Delay, t _{DL}			ı	18	30	ns
POWER SUPPLY CHARACTERISTIC	· · · · · · · · · · · · · · · · · · ·					
Supply Current, I _{DD}	f _C = 20 MSPS, NTSC Ramp Wave Input			12	17	mA

NOTE:

Timing Diagrams





FIGURE 1.

^{2.} Electrical specifications guaranteed only under the stated operating conditions.



Typical Performance Curves




FIGURE 3. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 4. SUPPLY CURRENT AND POWER vs SAMPLING RATE

Typical Performance Curves (Continued)




FIGURE 5. DIFFERENTIAL NON-LINEARITY vs INPUT FREQUENCY




FIGURE 6. HI1175JCP SNR vs INPUT FREQUENCY




FIGURE 7. HI1175JCP ENOB vs INPUT FREQUENCY




FIGURE 8. HI1175JCP THD vs INPUT FREQUENCY




FIGURE 9. ENOB vs CLOCK FREQUENCY





FIGURE 10. INL vs TEMPERATURE




-35 -15 25 45 65 105 125 TEMPERATURE (°C)

FIGURE 15. THD vs TEMPERATURE

-52

-53

-54 -55



 $f_C = 35MHz$

f_C = 20MHz

65

85

105

105

FIGURE 16. ENOB vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 17. V_{RT} vs TEMPERATURE




FIGURE 18. V_{RT} - V_{RB} vs TEMPERATURE




FIGURE 19. $V_{\mbox{\scriptsize RB}}$ vs TEMPERATURE




FIGURE 20. OUTPUT DATA DELAY vs TEMPERATURE

A/D OUTPUT CODE TABLE

INPUT SIGNAL		DIGITAL OUTPUT CODE							
VOLTAGE	STEP	MSB	D6	D5	D4	D3	D2	D1	LSB
V _{RT}	255	1	1	1	1	1	1	1	1
	•					•			
•	•					•			
•	•					•			
	128	1	0	0	0	0	0	0	0
•	127	0	1	1	1	1	1	1	1
•						_			
•						•			
•						•			
l	_	_	_	_	_	_	_	_	_
V_{RB}	0	0	0	0	0	0	0	0	0

Detailed Description

The HI1175 is a 2-step A/D converter featuring a 4-bit upper comparator group and two lower comparator groups of 4 bits each. The reference voltage can be obtained from the onboard bias generator or be supplied externally. This IC uses an offset canceling type comparator that operates synchronously with an external clock. The operating modes of the part are input sampling (S), hold (H), and compare (C).

The operation of the part is illustrated in Figure 2. A reference voltage that is between V_{RT}-V_{RB} is constantly applied to the upper 4-bit comparator group. V_I(1) is sampled with the falling edge of the first clock by the upper comparator block. The lower block A also samples V_I(1) on the same edge. The upper comparator block finalizes comparison data MD(1) with the rising edge of the first clock. Simultaneously the reference supply generates a reference voltage RV(1) that corresponds to the upper results and applies it to the lower comparator block A. The lower comparator block finalizes comparison data LD(1) with the rising edge of the second clock. MD(1) and LD(1) are combined and output as OUT(1) with the rising edge of the third clock. There is a 2.5 cycle clock delay from the analog input sampling point to the corresponding digital output data. Notice how the lower comparator blocks A and B alternate generating the lower data in order to increase the overall A/D sampling rate.

Power, Grounding, and Decoupling

To reduce noise effects, separate the analog and digital grounds.

In order to avoid latchup at power up, it is necessary that AV_{DD} and DV_{DD} be driven from the same supply.

Bypass both the digital and analog V_{DD} pins to their respective grounds with a ceramic $0.1\mu F$ capacitor close to the pin.

Analog Input

The input capacitance is small when compared with other flash type A/D converters. However, it is necessary to drive the input with an amplifier with sufficient bandwidth and drive capability. In order to prevent parasitic oscillation, it may be necessary to insert a low value (i.e., 0.24Ω) resistor between the output of the amplifier and the A/D input.

Reference Input

The range of the A/D is set by the voltage between V_{RT} and V_{RB} . The internal bias generator will set V_{RTS} to 2.6V and V_{RBS} to 0.6V. These can be used as the part reference by shorting V_{RT} and V_{RTS} and V_{RB} to V_{RBS} . The analog input range of the A/D will now be from 0.6V to 2.6V and is referred to as Self Bias Mode 1. Self Bias Mode 2 is where V_{RB} is connected to AGND and V_{RT} is shorted to V_{RTS} . The analog input range will now be from 0V to 2.4V.

Test Circuits




FIGURE 21. INTEGRAL AND DIFFERENTIAL NON-LINEARITY ERROR AND OFFSET VOLTAGE TEST CIRCUIT

Test Circuits (Continued)




FIGURE 22. MAXIMUM OPERATIONAL SPEED AND DIFFERENTIAL GAIN AND PHASE ERROR TEST CIRCUIT





FIGURE 23. DIGITAL OUTPUT CURRENT TEST CIRCUIT



HSP9501: Programmable Data Buffer HSP48901: 3 x 3 Image Filter, 30MHz, 8-Bit

HSP43881: Digital Filter, 30MHz, 1-D and 2-D FIR Filters HSP43168: Dual FIR Filter, 10-Bit, 33MHz/45MHz

CMOS Logic Available in HC, HCT, AC, ACT and FCT.

HA5013: Triple, 125MHz, $I_{OUT} = 20mA$

HA5020: Single, 100MHz, I_{OUT} = 30mA, Output Enable/Disable HA5022: Dual, 125MHz, I_{OUT} = 20mA, Output Enable/Disable HA5024: Quad, 125MHz, I_{OUT} = 20mA, Output Enable/Disable

FIGURE 24. 8-BIT SYSTEM COMPONENTS

Static Performance Definitions

Offset, full scale, and gain all use a measured value of the internal voltage reference to determine the ideal plus and minus full scale values. The results are all displayed in LSBs.

Offset Error (EOB)

The first code transition should occur at a level $^{1}/_{2}$ LSB above the bottom reference voltage. Offset is defined as the deviation of the actual code transition from this point. Note that this is adjustable to zero.

Full Scale Error (EOT)

The last code transition should occur for a analog input that is $1^{1}/_{2}$ LSBs below full scale. Full scale error is defined as the deviation of the actual code transition from this point.

Differential Linearity Error (DNL)

DNL is the worst case deviation of a code width from the ideal value of 1 LSB. The converter is guaranteed to have no missing codes.

Integral Linearity Error (INL)

INL is the worst case deviation of a code center from a best fit straight line calculated from the measured data.

Dynamic Performance Definitions

Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the HI1175. A low distortion sine wave is applied to the input, it is sampled, and the output is stored in RAM. The data is then transformed into the frequency domain with a 1024 point FFT and analyzed to evaluate the dynamic performance of the A/D. The sine wave input to the part is -0.5dB down from fullscale for all these tests. The distortion numbers are quoted in dBc (decibels with respect to carrier) and **DO NOT** include any correction factors for normalizing to fullscale.

Signal-to-Noise Ratio (SNR)

SNR is the measured RMS signal to RMS noise at a specified input and sampling frequency. The noise is the RMS sum of all of the spectral components except the fundamental and the first five harmonics.

Signal-to-Noise + Distortion Ratio (SINAD)

SINAD is the measured RMS signal to RMS sum of all other spectral components below the Nyquist frequency excluding DC.

Effective Number Of Bits (ENOB)

The effective number of bits (ENOB) is derived from the SINAD data. ENOB is calculated from:

ENOB = $(SINAD - 1.76 + V_{CORR}) / 6.02$,

where: $V_{CORR} = 0.5dB$.

Total Harmonic Distortion

This is the ratio of the RMS sum of the first 5 harmonic components to the RMS value of the measured input signal.

2nd and 3rd Harmonic Distortion

This is the ratio of the RMS value of the 2nd and 3rd harmonic component respectively to the RMS value of the measured input signal.

Spurious Free Dynamic Range (SFDR)

SFDR is the ratio of the fundamental RMS amplitude to the RMS amplitude of the next largest spur or spectral component. If the harmonics are buried in the noise floor it is the largest peak.

Full Power Input Bandwidth

Full power bandwidth is the frequency at which the amplitude of the digitally reconstructed output has decreased 3dB below the amplitude of the input sine wave. The input sine wave has a peak-to-peak amplitude equal to the reference voltage. The bandwidth given is measured at the specified sampling frequency.

Timing Definitions

Sampling Delay (t_{SD})

Sampling delay is the time delay between the external sample command (the falling edge of the clock) and the time at which the signal is actually sampled. This delay is due to internal clock path propagation delays.

Aperture Jitter (t_{AJ})

This is the RMS variation in the sampling delay due to variation of internal clock path delays.

Data Latency (t_{LAT})

After the analog sample is taken, the data on the bus is available after 2.5 cycles of the clock. This is due to the architecture of the converter where the data has to ripple through the stages. This delay is specified as the data latency. After the data latency time, the data representing each succeeding sample is output at the following clock pulse. The digital data lags the analog input by 2.5 cycles.

Output Data Delay (tD)

Output Data Delay is the delay time from when the data is valid (rising clock edge) to when it shows up at the output bus. This is due to internal delays at the digital output.

All Intersil semiconductor product	s are manufactured, assembled	and tested under ISO9000 quality systems	certification.
notice. Accordingly, the reader is cautioned to and reliable. However, no responsibility is ass	o verify that data sheets are current before umed by Intersil or its subsidiaries for its u	make changes in circuit design and/or specifications at placing orders. Information furnished by Intersil is believ se; nor for any infringements of patents or other rights of t int or patent rights of Intersil or its subsidiaries.	ed to be accurate
For informatio	n regarding Intersil Corporation and its prod	ucts, see web site http://www.intersil.com	
Sales Office Headquarte		4014	
NORTH AMERICA Intersil Corporation	EUROPE Intersil SA	ASIA Intersil (Taiwan) Ltd.	
P. O. Box 883, Mail Stop 53-204	Mercure Center	Taiwan Limited	

7F-6, No. 101 Fu Hsing North Road

Taipei, Taiwan

Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029

100, Rue de la Fusee

TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

1130 Brussels, Belgium

Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240