

# M52001SP

## SYNC SIGNAL PROCESSOR

### DESCRIPTION

The M52001SP is a semiconductor integrated circuit that allows automatic selection and waveform shaping of 3 types of sync signal input: separate sync (positive/negative polarities 1~5VP-P), composite sync (positive/negative polarities 1~5VP-P) and sync video (sync negative). This IC is best suited to sync signal processing in auto tracking type display monitors.


### FEATURES

- Sync input presence or absence and polarity information output is available.
- Output amplitude can be varied by the power supply pin only for the output stage.
- A clamping pulse output is available: it is switched to external pulse output automatically in the absence of sync input.
- With F→V conversion function, Hd output, Vd output, clamping pulse timing and pulse width follow the input sync frequency.
- Vertical sync separation by the mono/multi system makes it possible to produce Vd output with more speedy timing than in the integral system.

### APPLICATION

Display monitor

### PIN CONFIGURATION (TOP VIEW)




Outline 30P4B

NC: No connection

### RECOMMENDED OPERATING CONDITION

Supply voltage range ..... 11.2~13V  
 Rated supply voltage ..... 12V, 5V (Output stage)

### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Ratings	Unit
V <sub>cc</sub>	Supply voltage	14	V
P <sub>d</sub>	Power dissipation	1333	mW
T <sub>opr</sub>	Operating temperature	-20~75	°C
T <sub>stg</sub>	Storage temperature	-40~125	°C

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Switch setting							Test conditions			Limits			Unit	
		S1	S2	S3	S4	S5	S6	S7	Input Pin	Input Conditions	Output Pin	Output Waveform	Min.	Typ.		Max.
I <sub>cc1</sub>	Circuit current 1 <sup>*)</sup>	2	2	2	2	1	2	2	27		A1		33.0	44.0	55.0	mA
I <sub>cc2</sub>	Circuit current 2 <sup>*)</sup>	2	2	2	2	2	1	2	28		A2		6.41	8.55	10.7	mA
SS-HV	Input signal - maximum amplitude voltage* <sup>3</sup>	1	2	2	2	1	1	2	6	16kHz 2.2V <sub>P-P</sub> τ <sub>r</sub> ≥ 1.5 μs	6	(Pin ⑥ open voltage) --- OPEN V = 0.1V No pulse should be produced below --- OPEN V = 0.1V.			2.20	V
SS-LV	Input signal - minimum amplitude voltage.* <sup>4</sup>	1	2	2	2	1	1	2	6	16kHz 0.2V <sub>P-P</sub> τ <sub>r</sub> ≥ 1.5 μs	25	16kHz 	0.2			V
SS-NV	Input signal - maximum noise amplitude voltage* <sup>5</sup>	1	2	2	2	1	1	2	6	16kHz 0.1V <sub>P-P</sub> τ <sub>r</sub> ≥ 1.5 μs	25	No pulse should be output.			0.1	V
14OH	Pin ⑭ output - ON level* <sup>6</sup>	2	1	1	2	1	1	2	9 11	16kHz 1V <sub>P-P</sub> τ <sub>r</sub> ≥ 7.5 μs  16kHz 1V <sub>P-P</sub> τ <sub>r</sub> ≥ 7.5 μs	14	DC	4.5	4.8	5.0	V
14OL	Pin ⑭ output - OFF level* <sup>7</sup>	2	1	1	2	1	1	2	9 11	16kHz 0.7V <sub>P-P</sub> τ <sub>r</sub> ≥ 7.5 μs  16kHz 0.7V <sub>P-P</sub> τ <sub>r</sub> ≥ 7.5 μs	14	DC			0.4	V
16OH	Pin ⑯ output - ON level* <sup>8</sup>	2	1	1	2	1	1	2	9 11	16kHz 1.0V <sub>P-P</sub> τ <sub>r</sub> ≥ 7.5 μs  16kHz 1.0V <sub>P-P</sub> τ <sub>r</sub> ≥ 7.5 μs	16	DC	4.5	4.8	5.0	V

\* 1. \* 2: Pins ⑥, ⑨, ⑩ input is not applied.  
The Input pin should be connected to GND in C cut.  
\* 3. The input waveform is free from VIDEO = 2.0V<sub>P-P</sub>, SYNC = 0.2 V<sub>P-P</sub> front porch and back porch, and VIDEO is completely white. The input amplitude voltage is as shown in Table 3.\* 4. Make sure that nomalfunaction caused by noise is found.  
\* 5. The input signal (0.1 V<sub>P-P</sub>) is a dummy noise signal.  
\* 6. The truth value table is as per Table 1.  
\* 7. The input signal 0.7V<sub>P-P</sub> is same as in NO SYNC.  
\* 8. The truth value table is as per Table 1.

M52001SP

SYNC SIGNAL PROCESSOR

ELECTRICAL CHARACTERISTICS (cont.)

Symbol	Parameter	Test conditions							Limits			Unit				
		Switch setting							Input Pin	Input Condition	Output Pin		Output Waveform	Min.	Typ.	Max.
		S1	S2	S3	S4	S5	S6	S7								
16oL	Pin ⑩ output - OFF level	2	1	1	2	1	1	2	9		16	DC			0.4	V
									11							
18oH	Pin ⑩ output - ON level	2	1	1	2	1	1	2	9		18	DC	4.5	4.8	5.0	V
									11							
18oL	Pin ⑩ output - OFF level	2	1	1	2	1	1	2	9		18	DC			0.4	V
									11							
19oH	Pin ⑩ output - ON level	2	1	1	2	1	1	2	9		19	DC	4.5	4.8	5.0	V
									11							
19oL	Pin ⑩ output - OFF level	2	1	1	2	1	1	2	9		19	DC			0.4	V
									11							
20oH	Pin ⑩ output - ON level*9	1	1	2	2	1	1	2	6		20	DC	4.5	4.8	5.0	V
									9							
20oL	Pin ⑩ output - OFF level*10	1	2	1	2	1	1	2	6		20	DC			0.4	V
									11							

\* 9.: The truth value table is as per Table 2.

\* 10.: Pins ⑩, ⑪ input 0.7 Vp - p is the same as in NO INPUT.

ELECTRICAL CHARACTERISTICS (cont.)

Symbol	Parameter	Test conditions										Limits			Unit	
		Switch setting							Input Pin	Input Condition	Output Pin	Output Waveform	Min.	Typ.		Max.
		S1	S2	S3	S4	S5	S6	S7								
24oH	Pin ② HD POS-output - ON peak value	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	24		3.3	3.7		V
24oL	Pin ② HD POS-output - OFF peak value	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	24				0.4	V
25oH	Pin ③ HD NEG-output - ON peak value	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	25		3.3	3.7		V
25oL	Pin ③ HD NEG-output - OFF peak value	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	25				0.4	V
HD-HPT-1	HD-H.P-TIME 1	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	25		2.05	2.63	3.21	μs
									29	Open						
HD-HPT-2	HD-H.P-TIME 2**	2	1	2	2	1	1	1	9	16kHz 1.0VP-P 7.5 μs	25		0.99	1.52	2.05	μs
									29	DC 12.0V						
HD-PW	HD-PULSE-WIDTH	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	25		1.13	1.41	1.69	μs
CP-HV1	CP-output peak value 1	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	23		3.3	3.8		V
CP-HV2	CP-output peak value 2	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	23				0.4	V
CP-DT	CP-delay time	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	23				0.2	μs
CP-PW	CP-PULSE-WIDTH	2	1	2	2	1	1	2	9	16kHz 1.0VP-P 7.5 μs	23		6.02	7.52	9.02	μs
V-S/S-HV1	V-s/s output peak value 1	1	2	2	2	1	1	2	6	NTSC signal	21		3.3	3.8		V

\* 11. Pins ②, ③ input 0.7VP-P is the same as in NO INPUT.

ELECTRICAL CHARACTERISTICS (cont.)

Symbol	Parameter	Test conditions										Limirs			Unit	
		Switch setting						Input Pin	Input Condition	Output Pin	Output Waveform	Min.	Typ.	Max.		
		S1	S2	S3	S4	S5	S6									S7
V-S/S -HV2	V-S/S output peak value 2	1	2	2	2	1	1	2	6	NTSC signal 	21				0.4	V
V-S/S -DT	V-S/S input delay time	1	2	2	2	1	1	2	6	NTSC signal 	21		6.00	7.50	9.00	μs
V-S/S -PW	V-S/S output pulse width	1	2	2	2	1	1	2	6	NTSC signal 	21		213	266	319	μs
F/V -VOL1	F/V voltage-1	2	1	2	2	1	1	2	9	16kHz  1.0VP-P k≥ 7.5 μs	2	DC	1.47	1.63	1.79	V
F/V -VOL2	F/V voltage-2	2	1	2	2	1	1	2	9	16kHz  1.0VP-P k≥ 1.5 μs	2	DC	6.09	6.77	7.45	V
H-SW -AC	H-SW operation check*12	1	1	2	2	1	1	2	6	16kHz  1.0VP-P	25		15.1	15.6	16.1	μs
									9	64kHz  1.0VP-P k≥ 1.5 μs						
22sL	Pin ② input threshold level*13	2	1	2	1	1	1	2	9	16kHz  0.7VP-P	23		2.2	2.5	2.8	V
									22	64kHz  2.7V 2.3V k≥ 1.5 μs						


\* 12. Check to see if either pin ② or ③ input takes precedence, and pin ① input takes precedence. The output priority order is as per Tables 4 and 5.

\* 13. Check to see if pin ② input takes precedence.

# M52001SP


## SYNC SIGNAL PROCESSOR

### TEST CIRCUIT




### TYPICAL CHARACTERISTICS


**THERMAL DERATING (MAXIMUM RATING)**




**CLAMPING PULSE WIDTH - INPUT HORIZONTAL FREQUENCY CHARACTERISTICS**




**F/V VOLTAGE - INPUT HORIZONTAL FREQUENCY CHARACTERISTICS**




**HORIZONTAL PULSE WIDTH - INPUT HORIZONTAL FREQUENCY CHARACTERISTICS**




**PHASE SHIFTER DELAY TIME - INPUT HORIZONTAL FREQUENCY CHARACTERISTICS**



**PHASE SHIFTER DELAY TIME - SUPPLY VOLTAGE CHARACTERISTICS**




**HORIZONTAL PULSE WIDTH VS. SUPPLY VOLTAGE CHARACTERISTICS**



M52001SP

SYNC SIGNAL PROCESSOR

APPLICATION EXAMPLE (fH=1.5kHz, fV=60Hz)




















M52001SP

SYNC SIGNAL PROCESSOR

DESCRIPTION OF PIN

Pin No.	Symbol	Pin Voltage	Equivalent Circuit
①	V/I Adj	1.5 to 10 V (DC voltage varies within the above range, depending on the conditions.)	
②	F/V Out	1.5 to 10 V (DC voltage varies within the above range, depending on the conditions.)	
③	F/V Det	At OPEN 	
④	F/V MM TIMING		
⑤	Sync Hold	At OPEN $\approx 4V$	
⑥	Sync On Video In	At OPEN $\approx 4V$	




DESCRIPTION OF PIN (cont.)

Pin No.	Symbol	Pin Voltage	Equivalent Circuit
⑦	Sync Det.	 <p>At OPEN 0.8V 0V</p>	
⑧	GND		
⑨	HD/ Comp. In	<p>At OPEN ≈6V</p>	
⑩	HD/ Comp. Det	<p>At OPEN ≈6V (No signal)</p>	
⑪	V <sub>D</sub> In	<p>At OPEN ≈6V</p>	Same as pin ⑨
⑫	V <sub>D</sub> Det.	<p>At OPEN ≈6V (No signal)</p>	Same as pin ⑩
⑬	V <sub>D</sub> - M.M. TIMING	 <p>8V 6V</p>	

DESCRIPTION OF PIN (cont.)

Pin No.	Symbol	Pin Voltage	Equivalent Circuit
14	Polarity A	0Vdc or 5Vdc	
15	C.P. - M.M. TIMING		Same as pin 13
16	Polarity B	0Vdc or 5Vdc	Same as pin 14
17	Vert S/S M.M. TIMING		Same as pin 13
18	Polarity C	0 Vdc or 5 Vdc	Same as pin 14
19	Polarity D		
20	NO Sync Inf.		
21	Vert Out (Posi)	TTL output	
22	Ext Pulse In	Max. 0 to 5 Vdc pulse (V <sub>TH</sub> = 2.5 Vdc)	
23	C.P. Out	TTL output	Same as pin 21
24	HD Out (Neg.)		
25	HD Out (Posi)		
26	Vcc - 2	5V	—
27	Vcc - 1	12V	—

DESCRIPTION OF PIN (cont.)

Pin No.	Symbol	Pin Voltage	Equivalent Circuit
⑫	H.W. - M.M. TIMING		Same as pin ⑬
⑬	H - Phase - Adj	At OPEN ≈ 6V	
⑭	H - Phase - M.M. TIMING		Sam as pin ⑬

M52001SP

SYNC SIGNAL PROCESSOR

Table 1. DECODER LOGIC OUTPUT

Pin ⑨ input HD,COMP.	Pin ⑪ input VD	Output pin			
		⑭	⑮	⑯	⑰
HD, COMP.(POS.)	NON	H	L	L	L
HD, COMP.(POS.)	VD (POS.)	H	L	L	L
HD, COMP.(POS.)	VD (NEG.)	L	H	L	L
HD, COMP.(NEG.)	NON	L	L	L	H
HD, COMP.(NEG.)	VD (POS.)	L	L	H	L
HD, COMP.(NEG.)	VD (NEG.)	L	L	L	H
NON	NON	L	L	L	H
NON	VD (POS.)	L	L	L	L
NON	VD (NEG.)	L	L	L	H

Table 2.

Pin ⑨ input HD, COMP.	Pin ⑩ input Synvc on Video	Output pin
		Pin ⑱
HD, COMP.(POS.NEG.)	ON	L
HD, COMP.(NEG.NEG.)	OFF	L
NON	ON	L
	OFF	H

Table 3 ALLOWABLE INPUT AMPLITUDE VOLTAGE




Table 4 OUTPUT PRIORITY PRDER

Pin ⑥	Input signal (Pin ⑨)		Pin ⑪	Output signal	
	COMP.	HD		HD	VD
				Pin ⑭	Pin ⑰
○	X	X	X	6	6
○	○	X	X	9COMP.	9COMP.
○	X	○	X	9HD	X
○	X	X	○	6	11
○	○	X	○	9COMP.	11
○	X	○	○	9HD	11
X	X	X	X	X	X
X	○	X	X	9COMP.	9COMP.
X	X	○	X	9HD	X
X	X	X	○	X	11
X	○	X	○	9COMP.	11
X	X	○	○	9HD	11

Table 5.

Pin ⑥	Input signal (Pin ⑨)		Pin ⑱	Output signal
	COMP.	HD		CP
				Pin ⑲
○	X	X	X	6
○	○	X	X	9COMP.
○	X	○	X	9HD
○	X	X	○	6
○	○	X	○	9COMP.
○	X	○	○	9HD
X	X	X	X	X
X	○	X	X	9COMP.
X	X	○	X	9HD
X	X	X	○	22
X	○	X	○	9COMP.
X	X	○	○	9HD

ALLOWABLE MAXIMUM INPUT SIGNAL PULSE DUTY RATIO

Table 6 PIN ⑩ INPUT PULSE(HD, COMP.) fh = 16kHz

Maximum Amplitude Voltage	Voltage (%)	1.0	3.3	4.0	5.0
		POS.	15.0	13.8	11.2
Time (us)		9.38	8.63	7.00	5.63
	NEG.	15.0	13.0	10.5	8.8
Time (us)		9.38	8.13	6.56	5.50

Table 7 PIN ⑪ INPUT PULSE (VD) fv = 60Hz

Maximum Amplitude Voltage (VP-P)	Voltage (%)	1.0	3.3	4.0	5.0
		POS.	14.1	12.1	9.8
Time (ms)		2.35	2.02	1.63	1.28
	NEG.	14.8	11.3	9.2	7.5
Time (ms)		2.47	1.88	1.53	1.25

**PRECAUTIONS FOR APPLICATION**

**1. Input Section**

1) Sync on Video input (Pins ⑤, ⑥, ⑦)

Input this signal with sync negative polarity. For sync separation, the sync tip ramping system by external capacitor of pin ⑥ and capacitor/resistor of pin ⑤ is used, and the resistance value of pin ⑤ makes it possible to change the slice level.

The voltage at the sync tip on pin ⑥ is approx. 4V. A filter for judging the presence or absence of Sync on Video input is connected to pin ⑦.

2) Comp Sync/H Sync, V Sync input

Connect composite sync input to pin ⑨, separate sync input "H" and "V" to pins ⑩ and ⑪ respectively.

The bias at pins ⑨, ⑩ is 6V, and the impedance is 10kΩ.

The waveform is shaped and polarity is detected by internal double threshold comparator.

The internal circuit is as shown in Fig. B below, and the average DC voltage of input signal is  $V_2$ . Each threshold voltage is set to this  $V_2$  voltage approx.  $\pm 0.7V$  apart. Accordingly, if the duty ratio is small as shown in Fig. A below, operation is performed at approx.  $0.7V_{p-p}$  or more, and if this duty ratio is large, approx.  $1.4V_{p-p}$  is the optimum voltage.

Fig. C shows the standard test value for the allowable input duty.





Fig. A



$$V_3 - V_2 = V_2 - V_1 = 0.7$$

$$V_2 \approx 6V_{DC}$$

Fig. B





Fig. C

One example for enhancing a real allowable duty ratio at input amplitude  $1.4V_{p-p}$  or more is shown in Fig. D below.



\*The amplitude is limited to  $1.4 V_{p-p}$  by this additional circuit (diode limiter).

Fig. D

If this circuit is used at other than the specified value, remove the filters at pins ⑩, ⑪, and observe the waveform to make sure that it is shown in Fig. E below.




Fig. E

3) Polarity detection and no-input detection (Pins ⑩, ⑪)


As a filter for detection of polarity or non-input, external capacitance is required. The larger the value is, the smaller the ripple is, and the fewer the malfunctions are. However, the detection response speed becomes low. The capacitance is sufficient if it is  $0.05\mu F$  or more and  $10\mu F$  or more at 15kHz input and 60Hz input respectively, but if this capacitance is made smaller, check

the filter pin waveform under the conditions of the minimum frequency of input sync signal used and the minimum duty ratio, and make sure that 7.5V is exceeded (actually 6.6V) at positive polarity input and 4.5V is not exceeded (actually 5.5V) at negative polarity input.

**2.F to V Conversion**

1) M/M timing pin for F to V conversion (pin ④)

A pulse of approx. 10 width is obtained with the following constant. Use this resistor and capacitor for setting so that the period is shorter than the maximum horizontal frequency period.




2) F to V converting filter (pin ③)

This filter is used for M/M output smoothing, which is set for 10V and 0V at duty 100% and 0% respectively. The larger the capacitance is, the better it is so long as the response at the unit side is allowed.

3) F to V conversion output (pin ②)

The same voltage as pin ③ voltage is output with the buffer. However, since the D range of buffer amplifier input (pin ③) exceeds 1.5V<sub>bcc</sub>, it is necessary to set a resistor and capacitor on pin ④ so that pin ③ voltage is more than 1.5V<sub>bcc</sub> even at the minimum horizontal frequency.

Consequently, the figure on the right shows the usable frequency range. For example, this is determined by a resistor and capacitor on pin ④. If T=10μs with the pulse width as T, f<sub>H</sub> is 15~100kHz, and if T is 5μs, f<sub>H</sub>=30~200kHz.




**3.H-Phase, H-Width, CP-Width, V-Set & V-Width**

1) Timing pin (Pins ①, ②, ③, ④, ⑤, ⑥)

All pins are the same M/M timing ones, and the time constant is determined by the current flowing from pin ① and the capacitance of each timing pin. Pin ① outflow current is normally determined by pin voltage and external resistance value, and since the pin voltage is quite equal to pins ②, ③ voltage, it is dependent on horizontal frequency. At V<sub>1</sub>=6V, external resistance 100=kΩ (that is, 60μA) and external capacitance 3,300pF of timing pin, the pulse width of 90μs is obtained.


The outflow current at pin ① should preferably be 100μA or less, but it should be noted that if it is 10μA or less, it is vulnerable to the influence of noise. If the current is determined independently of the horizontal frequency, connect pin ① at constant current as shown below or insert a resistor across the earth in parallel to external capacitance of each timing pin with pin ① open. In this case, the usage is quite the same as in pin ④.



2) H-Phase (Pin ②)


When pin ② voltage is 9V or more, 100% of pin ① current becomes effective, and the delay amount is the smallest. When pin ② voltage is 6V, the effective current is approx. 50%, and the delay amount is double. At 6V or less voltage, the current becomes small, which is liable to become unstable. Since the curve of changes in delay in relation to changes in applied voltage becomes large, be sure to use this at 6V or more.

When the H-phase amount is fixed to the minimum, pin ② is pulled up to V<sub>cc</sub> and for pin ③, the capacitance may be changed to resistance as shown below.



3) V-Sep (Pin 17)


A slightly longer pulse than H sync is produced here, and this pulse masks input for V-Sep. Accordingly, to obtain as early V output as possible, it is necessary to reduce external capacitance at pin 17 within the range in which it can be masked.



4. Output Stage


1) Logic output (Pins 14, 16, 18, 19, 21)

This output is of a collector output type as shown below.



2) Pulse output (Pins 21, 23, 24, 25)

This output is of a totem pole type as shown below.



3) Clamping pulse switching

If no input is applied to pins 6, 9, 11, no clamping pulse can be generated inside. In this IC, if a pulse is input to pin 2 from the outside in this case, this pulse is output from pin 2.


It is necessary to apply pin 2 input between 0V and Vcc-2, which is compared at the reference voltage of 1/2(Vcc-2) of the interior.

4) Power supply

The output stage, Ext pulse input unit and internal logic are supplied with Vcc-2 at pin 2.

5. Recommended Circuit Example

Shown on the following page is a recommended circuit example nearly when  $f_H=15\text{kHz}$  and  $f_V=60\text{Hz}$ . Also, the output at  $f_H=15.7\text{kHz}$  input with this constant is shown below.



③ V timing

