

---

## PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

### TMP82C79P-2/TMP82C79M-2

#### 1. GENERAL DESCRIPTION

The TMP82C79P-2/M-2 (hereinafter referred to as TMP82C79) is a programmable keyboard/display interface. The keyboard portion can provide a scanned interface up to 64-contact key matrix. Also, the keyboard portion can interface to an array of sensors or a strobed interface keyboard. Key depressions can be 2-key lockout or N-key rollover. The display portion has 16×8 bits display RAM which can be treated as dual 16×4 bits. Both right entry and left entry display formats are possible.

#### 2. FEATURES

- Simultaneous Keyboard Display operation.
- Scanned Keyboard mode.
- Scanned Sensor matrix mode.
- Strobed Input Entry mode.
- Built-in 8-Character FIFO or 64 bit Sensor RAM.
- Programmable 2-key Lockout or N-key Rollover with contact debounce.
- Built-in 16×8bit Display RAM
- Programmable scan timing.
- Extend operating temperature range  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

3. PIN CONNECTION




Figure 3.1 Pin Connection

050489

4. BLOCK DIAGRAM




Figure 4.1 Block Diagram

050489

## 5. PIN NAMES AND PIN DESCRIPTION

- VSS (Power Supply)  
Ground
- VCC (Power Supply)  
+5V during operation
- DB<sub>0</sub>-DB<sub>7</sub> (Input/Output)  
Bidirectional data bus. All data and commands are transferred via this data bus.
- CLK (Input)  
System Clock used to generate the TMP82C79 internal timing.
- RESET (Input)  
A high level signal on this pin resets the TMP82C79. After being reset the TMP82C79 is placed in the following state.  
(1)16×8 bit character display, left entry.  
(2)Encode scan keyboard, 2 key lockout, clock pre-scale value is set to 31.
- $\overline{CS}$  (Input)  
A low level input on this pin enables  $\overline{RD}$  and  $\overline{WR}$  communication between the MPU and the TMP82C79.
- A<sub>0</sub> (Input)  
This input acts in conjunction with the  $\overline{CS}$ ,  $\overline{WR}$  and  $\overline{RD}$  pins. A high level on this pin indicates the signals on data bus are interpreted as command or status. A low level indicates they are data in the RAMs.
- $\overline{WR}$  (Input)  
A low level input on this pin when  $\overline{CS}$  is low enables the TMP82C79 to accept command or data from the MPU.
- $\overline{RD}$  (Input)  
A low level input on this pin when  $\overline{CS}$  is low enables the TMP82C79 to output data or status onto the data bus.

- IRQ (Output)
 

Interrupt request output. In keyboard mode, the interrupt line is high when the FIFO/Sensor RAM has effective data. The interrupt line goes low when each FIFO/Sensor RAM is read and returns high if the RAM still has effective data. In sensor matrix mode, the interrupt line goes high whenever any change in the sensor matrix is detected.
  - SL<sub>0</sub>-SL<sub>3</sub> (Output)
 

Scan lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).
  - RL<sub>0</sub>-RL<sub>7</sub> (Input)
 

Return lines which are connected to the scan lines through the key or sensor switches. Each line has an internal pullup to keep it high until a switch closure pulls it low. They also serve as an 8-bit input in Strobed Input mode.
  - SHIFT (Input)
 

This input status is stored in the FIFO RAM in addition to the information of the key position on key closure in Scanned key board modes. It has an internal pullup to keep it high until a switch closure pulls it low.
  - CNTL/STB (Input)
 

For Keyboard modes this line is used as a control input and stored like status on a key closure. This can be also programmed as the strobe line that enters the data into FIFO in Strobed Input mode (Rising Edge). It has an internal pullup to keep it high until a switch closure pulls it low.
- OUTA<sub>0</sub>-OUTA<sub>3</sub> (Output)
- OUTB<sub>0</sub>-OUTB<sub>3</sub> (Output)
- These two ports are the outputs for the 16×4 display refresh registers. The data from these outputs is updated synchronized with the scan lines (SL<sub>0</sub>-SL<sub>3</sub>) for multiplexed digit displays. The two 4 bit ports may be blanked independently. These two ports may also be treated as one 8-bit port.
- $\overline{BD}$  (Output)
 

This output is used to blank the display during digit switching or by a display blanking command.

## 6. FUNCTIONAL DESCRIPTION

### 6.1 I/O CONTROL AND DATA BUS BUFFER

The I/O control section uses the  $\overline{CS}$ ,  $A_0$ ,  $\overline{RD}$  and  $\overline{WR}$  lines and controls the flow of data to and from the various internal registers and buffers in the TMP82C79.  $\overline{CS}$  input enables the all data flow to and from the TMP82C79. The character of the information given by the MPU, is identified by  $A_0$ .

$\overline{RD}$  and  $\overline{WR}$  decide the direction of data flow through the data bus buffer. The data bus buffer is bidirectional buffer which is used for connecting the internal bus and a system bus. When  $\overline{CS}$  is high, the buffer is in a high impedance state.

### 6.2 CONTROL REGISTER, TIMING REGISTER AND TIMING CONTROL CIRCUIT

Keyboard and display modes and the other operating conditions are programmed by the MPU. These modes are latched at the rising edge of  $\overline{WR}$  when  $A_0$  is high. The timing control contains the basic counter chains. The first counter is the  $1/N$  prescaler that can be programmed to yield an basic internal frequency. In case of 100kHz basic internal frequency, it gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan and display scan timings.

### 6.3 SCAN COUNTER

Two modes are available for the scan counter. In the encode mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the key board and display. In the decode mode, the scan counter decodes the least significant 2 bits internally and provides a decoded 1 of 4 scan. Note that the only first 4 characters in the Display RAM are outputted from  $OUTA_{0-3}$  and  $OUTB_{0-3}$  in the decode mode.

### 6.4 RETURN BUFFER AND KEYBOARD DEBOUNCE CONTROL CIRCUIT

The 8 return lines are latched onto the return line buffer. In the Keyboard mode, these lines are scanned to look for key closures in a row. If the debounce circuit detects a closed switch, it waits about \*10 ms, and checks if the switch remains closed. If it does so, the address of the switch and the status of SHIFT and CNTL lines is transferred to the FIFO.

In the scanned Sensor Matrix Modes, the contents of the return lines are directly transferred to the corresponding row of the sensor RAM (FIFO) each scan time.

In the Strobed Input Mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

### 6.5 FIFO/SENSOR RAM AND FIFO/SENSOR RAM STATUS

The FIFO/Sensor RAM is a dual function RAM. In the keyboard mode or In the Strobe Input mode, this RAM serves as a FIFO. The FIFO status shows whether the FIFO is empty or full and keeps the number of characters in the FIFO. In addition, there is a flag to show an error in the case where too many reads or writes is recognized. The FIFO status can be read at  $\overline{CS} = \overline{RD} = 0$ ,  $A_0 = 1$ . The FIFO status logic provides an IRQ signal when the FIFO is not empty. In the scanned sensor matrix mode, the RAM serves as a sensor RAM. IRQ becomes high when a change in the sensor is detected.


### 6.6 DISPLAY ADDRESS REGISTERS AND DISPLAY RAM

The display address registers hold the address of the word currently being written or read by the MPU and the two 4 bit nibbles being displayed. The Display RAM stores data for display outputs. The read/write addresses are programmed by the MPU command. They also can be programmed to autoincrement after read or write. The Display RAM can be directly read out by the MPU after mode and address is set. The A and B nibbles of the Display RAM are outputted to the Display Output A and B synchronously with scan signals (SL<sub>0</sub>-SL<sub>3</sub>). The A and B nibbles can be entered independently or as one word by the MPU command.

\* In case of 100kHz basic internal frequency


## 7. COMMAND DESCRIPTION

### 7.1 KEYBOARD/DISPLAY MODE SET



050489

### 7.2 PROGRAM CLOCK



050489

The TMP82C79 generates all timing and multiplexing signals by means of the internal prescaler. The prescaler generates internal reference clocks by dividing an external supply clock by a programmable value P P P P P. Any number from 2 to 31 can be set as a prescaler value. When this value is set to 0 or 1, it is interpreted to be 2. If the internal reference clock is set to 100kHz, it is possible to obtain 5.1ms keyboard scan time and 10.3ms debounce time. The value P P P P P is set to 31 after reset, but cannot be changed by the Clear command.

7.3 READ FIFO/SENSOR RAM

DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	
0	1	0	AI	x	A	A	A	x = don't care 050489

If this command is written, the subsequent data reads are set up for the FIFO/Sensor RAM. Auto-increment flag (AI) and the RAM address bits AAA are valid only in Senser Matrix Mode. The address bits AAA select one of the 8 rows of the Sensor RAM. If AI=1, the RAM address is incremented after each successive read. The Auto-increment flag does not affect the auto-increment of the Display RAM.

7.4 READ DISPLAY RAM

DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	
0	1	1	AI	A	A	A	A	050489

If this command is written, the subsequent data reads are set up for the Display RAM. The address bits AAAA select one of the 16 rows of the Display RAM. If AI=1, the address is incremented after each read or write to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read or write address and the sense of the Auto-increment for both operation.

7.5 WRITE DISPLAY RAM

DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	
1	0	0	AI	A	A	A	A	050489


If this command is written, the subsequent data writes are set up for the Display RAM. Note that writing this command does not switch the source of the subsequent data reads. The address register of the Display RAM is same for read/write operations. The addressing and Auto-increment function are identical to those for the Read Display RAM.

7.6 DISPLAY WRITE INHIBIT/BLANKING

DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DB <sub>3</sub>	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	
1	0	1	x	IWA	IWB	BLA	BLB	x = don't care 050489

The IWA or IWB bit can be used to mask A nibble or B nibble for entering the Display data independently. The BLA of BLB flag is available for the nibble A or B to blank the display. In the case where the Display Outputs are used as separate 4-bit display ports, the IWA or IWB bit is useful so as not to affect the other display port when the MPU writes a word to the display RAM. The BLA or BLB bit is used for blanking the display independently without giving any affect to the other 4-bit display port. The blank code is determined by the last Clear command that has been programmed after reset. If the Display Output is used as an 8-bit port, it is necessary to set both BLA and BLB bits for blanking the display. Then  $\overline{BD}$  signal becomes low.





Correspondence between Display Output and Data Bus

050489

7.7 CLEAR

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	0	CD	CD	CD	CF	CA

050489

The CD bits are used to clear all rows of the Display RAM to the following code shown below.

(DB4)	(DB3)	(DB2)	
CD	CD	CD	
1	0	x	.... All Zeros (X = Don't Care)
1	1	0	.... All Hex 20H (0010 0000)
1	1	1	.... All Ones
0	x	x	.... not clear display if CA = 0
↑			Enable clear display when CD = 1 (or by CA = 1)

050489

While the Display RAM is being cleared, it may not write to the Display RAM. The MSB bit of the FIFO status word is set during this time. If the CF bit is set to "1", the FIFO status is cleared and the interrupt request output (IRQ) is reset. Also, the Senser RAM pointer is set to the row 0.

The CA bit has the combined effect of the CD bit and CF bit. It enables clear display code to the Display RAM and also clears the FIFO status. Furthermore, it re-synchronizes the internal timing chains.

7.8 END INTERRUPT/ERROR MODE SET


DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	1	E	x	x	x	x

x = don't care

050489

In the Sensor Matrix mode, this command lowers the IRQ line and enables writing to the sensor RAM. This means that a write to the Sensor RAM is inhibited when IRQ line is high. If the E bit is set to "1", the S/E bit of the FIFO status becomes "1" when any one of the sensor switches is closed. If E = 0, the S/E bit is always "0". In the N-Key Rollover mode, if the E bit is programmed to "1", the Special Error mode will be resulted.

7.9 FIFO STATUS



- Du : Indicates that the Display RAM was unavailable because a Clear Display or Clear All command has not completed its clearing operation.
- S/E : In a Sensor Matrix mode, if the E bit of End Interrupt/error mode set is programmed to "0", this S/E bit is set to indicate that at least one sensor closure indication is contained in the Sensor RAM. In Special Error Mode, this S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.
- O : indicates that the entry of another character into a full FIFO was attempted.
- U : indicates that the MPU tried to read an empty FIFO.
- F : indicates that the FIFO is full of the eight characters.
- NNN : indicates number of characters in the FIFO when in the Keyboard Mode or in the Strobe Input Mode.

Table 7.1 ADDRESSING

$\overline{CS}$	A <sub>0</sub>	$\overline{RD}$	$\overline{WR}$	Functions
0	0	0	1	Read Data
0	0	1	0	Write Data
0	1	0	1	Read Status word
0	1	1	0	Write Command word
1	x	x	x	High-impedance state

050489

## 8. INTERFACE WITH KEYBOARD

### 8.1 SCANNED KEYBOARD, 2-KEY LOCKOUT

In this mode, if one key only is kept depressed during one debounce cycle (2 times of the key scan cycle), the key is recognized. When a key is depressed, the debounce logic is set and the other depressed keys are checked during the next two scan cycle. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If another depressed key are encountered, operates as follows.




Figure 8.1 Example of a Case Where a First Depressed Key is Continuously Kept to the Last




Figure 8.2 Example of a Case Where all Depressed Keys are Ignored

As shown in Figure 8.1 if all the other keys are released before the first depressed key, the first depressed key is recognized. As shown in Figure 8.2 if the first depressed key is released within one debounce cycle after the other keys was released, then all keys are ignored.

## 8.2 SCANNED KEYBOARD, N-KEY ROLLOVER

In this mode, each key depression is independently treated from all others. In the 2-key lockout mode, if a key is depressed, the debounce logic is set. If the other keys are depressed within one debounce cycle after it, the debounce logic is set again. The first depressed key is ignored. In the N-key Rollover mode, if a key is depressed waits one debounce cycle and then checks of the key is still down. If it is, the key is entered into the FIFO even of other keys are depressed.




Figure 8.3 Example of 3 Keys Being Pushed Simultaneously

In the example as shown in Figure 8.3 the debounce circuit starts by Key 1, and checks if the key is still down after one debounce cycle. If it is, Key 1 is recognized and Key 2 is ignored not to be depressed for one debounce cycle.

## 8.3 SPECIAL ERROR MODE (N-KEY ROLLOVER)

This mode is set if the E bit of the End interrupt/error mode set command is programmed to "1". In the normal N-Key Rollover Mode, the key information is entered to the FIFO according to the key scan timing even if a simultaneous multiple depression occurs during one debounce cycle. In the Special Error Mode, if a simultaneous multiple depression occurs during one debounce cycle, sets the error flag (the S/E bit of the FIFO status word) to "1". This flag prevents any further writing into the FIFO and will set interrupt request (IRQ). The S/E bit is cleared if the normal Clear command is written with CF=1.

## 8.4 SENSOR MATRIX MODE


In Sensor Matrix Mode, the debounce circuit does not operate. The status of the sensor switch is inputted directly to the Sensor RAM. The MPU can only know a validated closure in the keyboard mode, however this mode has such advantage that the CPU knows how long the sensor was closed and when it was released. If there is any change in the sensor value at the end of the sensor matrix scan, the IRQ line goes high. The IRQ line is cleared by the first data read if the Auto-increment flag is "0" or by the End Interrupt/error mode set command if AI=1.

**8.5 STROBE INPUT MODE**

In Strobe Input Mode, the debounce circuit does not operate. The data is inputted into the FIFO from the return lines at the rising edge of CNTL/STB Signal. When the data is entered into the FIFO, the IRQ line goes high. The functions of the FIFO and the FIFO status in this mode are same as those in the keyboard mode.

**9. DATA FORMAT**


**9.1 KEYBOARD MODE**



050489

In this mode, the Data Format of the character entered into the FIFO is as follows. The MSB is the status of CNTL/STB line and the next MSB shows the status of SHIFT line. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.


**9.2 SENSOR MATRIX MODE**



050489

In this mode, the data on return lines is inputted in the row of the Sensor RAM in order according to the scan. The data is entered even if there is no change in the status of the sensor matrix switches. Each switch position maps to a Sensor RAM position. CNTL and SHIFT signals are ignored.

**9.3 STROBE INPUT MODE**




050489

In this mode, the data on return lines is entered into FIFO at the rising edge of CNTL/STB signal.



10.2 RIGHT ENTRY

In Right Entry, the first entry is from the right-most position. Address of the Display RAM does not correspond to the display position.



050489

## 11. ELECTRIC CHARACTERISTICS

## 11.1 ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>CC</sub>	VCC Supply Voltage (with respect to VSS (GND))	- 0.5 to + 7.0	V
V <sub>IN</sub>	Input Voltage (with respect to VSS (GND))	- 0.5 to VCC + 0.5	V
V <sub>OUT</sub>	Output Voltage (with respect to VSS (GND))	- 0.5 to VCC + 0.5	V
P <sub>D</sub>	Power Dissipation	250	mW
T <sub>sol</sub>	Soldering Temperature (soldering time 10 sec)	260	°C
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
T <sub>opr</sub>	Operating Temperature	- 40 to + 85	°C

050489

## 11.2 D.C. ELECTRICAL CHARACTERISTICS

(T<sub>a</sub> = - 40 to + 85 °C, V<sub>CC</sub> = 5V ± 10%, V<sub>SS</sub> (GND) = 0V)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
V <sub>IL1</sub>	Input Low Voltage (RL <sub>0</sub> -RL <sub>7</sub> )		- 0.5	—	1.4	V
V <sub>IL2</sub>	Input Low Voltage (Others)		- 0.5	—	0.8	V
V <sub>IH1</sub>	Input High Voltage (RL <sub>0</sub> -RL <sub>7</sub> )		2.2	—	V <sub>CC</sub> + 0.5	V
V <sub>IH2</sub>	Input High Voltage (Others)		2.2	—	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.2mA	—	—	0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400μA	2.4	—	—	V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	V <sub>CC</sub> - 0.8	—	—	V
I <sub>IL1</sub>	Input 1LEAK Current (SHIFT, CNTL, RL <sub>0</sub> -RL <sub>7</sub> )	V <sub>IN</sub> = V <sub>CC</sub>	—	—	+ 10	μA
		V <sub>IN</sub> = 2.4V	- 10	- 30	—	
		V <sub>IN</sub> = 0V	—	—	- 100	
I <sub>IL2</sub>	Input Leak Current (Others)	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	—	—	± 10	μA
I <sub>OFL</sub>	Output Leak Current	0.45V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	—	—	± 10	μA
I <sub>CC</sub>	Operating Supply Current	V <sub>IH</sub> = V <sub>CC</sub> - 0.2V V <sub>IL</sub> = 0.2V, f <sub>c</sub> = 5MHz	—	—	5	mA

050489



11.3 INPUT CAPACITY

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacity	f <sub>c</sub> = 1MHz Unmeasured Pins returned to VSS.	—	5	10	pF
C <sub>OUT</sub>	Output Capacity		—	10	20	pF

050489

11.4 A.C. ELECTRICAL CHARACTERISTICS


T<sub>a</sub> = - 40 to + 85° C, VCC = 5.0V ± 10%, VSS (GND) = 0V

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t <sub>AR</sub>	Address Set up Time ( $\overline{RD}$ )	10	—	—	ns
t <sub>RA</sub>	Address Hold Time ( $\overline{RD}$ )	10	—	—	ns
t <sub>RR</sub>	$\overline{RD}$ Pulse Width	160	—	—	ns
*t <sub>RD</sub>	Valid Data ( $\overline{RD}$ )	—	—	120	ns
*t <sub>AD</sub>	Address to Valid Data	—	—	185	ns
t <sub>DF</sub>	Data Floating ( $\overline{RD}$ )	10	—	85	ns
t <sub>RCY</sub>	Read cycle Time	200	—	—	ns
t <sub>AW</sub>	Address Set up Time ( $\overline{WR}$ )	0	—	—	ns
t <sub>WA</sub>	Address Hold Time ( $\overline{WR}$ )	0	—	—	ns
t <sub>WW</sub>	$\overline{WR}$ Pulse Width	160	—	—	ns
t <sub>DW</sub>	Data Set up Time ( $\overline{WR}$ )	120	—	—	ns
t <sub>WD</sub>	Data Hold Time ( $\overline{WR}$ )	30	—	—	ns
t <sub>WCY</sub>	Write Cycle Time	200	—	—	ns
t <sub>OWH</sub>	CLK Pulse Width of High Level	80	—	—	ns
t <sub>OWL</sub>	CLK Pulse Width of Low Level	50	—	—	ns
t <sub>CY</sub>	Clock Period	200	—	—	ns

050489


\*TEST CONDITION CL = 150pF

11.4.1 AC TEST CONDITION



050489

11.4.2 AC TEST INPUT WAVEFORM



050489

12. TIMING DIAGRAM




Figure 12.1 READ TIMING




Figure 12.2 WRITE TIMING




Figure 12.3 CLOCK TIMING




figure 12.4 scan timing





figure 12.5 example of display timing

13. EXAMPLE OF APPLICATION CIRCUIT




050489

Figure 13.1 EXAMPLE OF APPLICATION CIRCUIT

## 14. EXTERNAL DIMENSION

## 14.1 40PIN DIP EXTERNAL DIMENSION

DIP40-P-600



050489


Note: Each lead pitch is 2.54mm, and all the leads are located within  $\pm 0.25$ mm from their theoretical positions with respect to No.1 and No.40 leads.

MPU85-292

14.2 40PIN SOP EXTERNAL DIMENSION

SSOP40-P-450

Unit : mm



050489

Note : Package Width and Length do not include Mold Protrusions.  
 Allowable Mold Protrusion is 0.15mm.