

PLL Tuning Circuit with I2C Bus

The MC44829 is a tuning circuit for TV and VCR tuner applications. It contains, on one chip, all the functions required for PLL control of a VCO. This integrated circuit also contains a high frequency prescaler and thus can handle frequencies up to 1.3 GHz. The circuit has a band decoder that provides the band switching signal for the mixer/oscillator circuit. The decoder is controlled by the buffer bits.

The MC44829 has programmable 512/1024 reference dividers and is manufactured on a single silicon chip using Motorola's high density bipolar process, MOSAIC™ (Motorola Oxide Self Aligned Implanted Circuits).

- Complete Single Chip System for MPU Control (I²C Bus)
- Divide-by-8 Prescaler Accepts Frequencies up to 1.3 GHz
- 15 Bit Programmable Divider
- Reference Divider: Programmable for Division Ratios 512 and 1024
- 3-State Phase/Frequency Comparator
- Operational Amplifier for Direct Tuning Voltage Output (30 V)
- Four Programmable Chip Addresses
- Integrated Band Decoder for the Mixer/Oscillator Circuit
- Band Buffers with Low "On" Voltage (0.4 V Maximum at 5.0 mA)
- Fully ESD Protected to MIL-STD-883C, Method 3015.7 (2000 V, 1.5 kΩ, 150 pF)


MOSAIC is a trademark of Motorola, Inc.


MAXIMUM RATINGS ($T_A = 25^{\circ}C$, unless otherwise noted.)

| Rating | Pin | Value | Unit |
|--|---------|-------------|------|
| Power Supply Voltage (V _{CC1}) | 5 | 6.0 | V |
| Band Buffer "Off" Voltage | 6, 7, 8 | 15 | V |
| Band Buffer "On" Current | 6, 7, 8 | 10 | mA |
| Operational Amplifier Power Supply (V _{CC2}) | 1 | 40 | V |
| RF Input Level 10 MHz to 1.3 GHz | 3, 4 | 1.5 | Vrms |
| Storage Temperature | I | -65 to +150 | °C |
| Operating Temperature Range | - | -20 to +80 | °C |
| Bus Input Voltage (Positive) | 10, 11 | 7.0 | V |
| Bus Input Voltage (Negative) | 10, 11 | -0.5 | V |

TV AND VCR I²C PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND MIX/OSC DECODER

SEMICONDUCTOR TECHNICAL DATA






ORDERING INFORMATION

| Device | Operating Temperature Range | Package |
|----------|---|---------|
| MC44829D | $T_A = -20^{\circ} \text{ to } +80^{\circ}\text{C}$ | SO-14 |

Representative Block Diagram



This device contains 3,204 active transistors.


$\textbf{ELECTRICAL CHARACTERISTICS} \ \ (\text{V}_{CC1} = 5.0 \text{ V}, \text{ V}_{CC2} = 33 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$

| Characteristic | Pin | Min | Тур | Max | Unit |
|---|---------|------|------|------------------|------|
| V _{CC1} Supply Voltage Range | 5 | 4.5 | 5.0 | 5.5 | V |
| V _{CC1} Supply Current (V _{CC1} = 5.0 V) | 5 | 25 | 35 | 50 | mA |
| Band Buffer Leakage Current when "Off" at 12 V | 6, 7, 8 | _ | 0.01 | 1.0 | μА |
| Band Buffer Saturation Voltage when "On" at 5.0 mA | 6, 7, 8 | _ | 0.16 | 0.4 | V |
| Data/Clock Current at 0 V (Acknowledge "Off") | 10, 11 | -10 | _ | 0 | μА |
| Data/Clock Current at 5.0 V (Acknowledge "Off") | 10, 11 | 0 | - | 1.0 | μА |
| Data/Clock Input Voltage Low | 10, 11 | - | - | 1.5 | V |
| Data/Clock Input Voltage High | 10, 11 | 3.0 | _ | - | V |
| Data Saturation Voltage at 3.0 mA (Acknowledge "On") | 11 | _ | 0.25 | 0.4 | V |
| Decoder "High" Level Sourcing 100 μA | 12 | 3.4 | - | V _{CC1} | V |
| Decoder "Medium" Level Sourcing 15 μA | 12 | 1.8 | _ | 2.1 | V |
| Decoder "Low" Level Sinking 20 μA | 12 | 0 | - | 0.8 | V |
| Clock Frequency Range | 10 | _ | _ | 100 | kHz |
| Oscillator Frequency Range | 13 | 3.15 | 3.2 | 4.05 | MHz |
| Operational Amplifier Internal Reference Voltage | _ | 2.0 | 2.75 | 3.2 | V |
| Operational Amplifier Input Current | 14 | -15 | 0 | 15 | nA |
| DC Open Loop Gain ($R_L = 22 \text{ k}\Omega$) | 14, 1 | 100 | 250 | 1000 | V/V |
| Gain Bandwidth Product (C _L = 0.5 nF) | 14, 1 | 0.3 | _ | _ | MHz |
| $V_{\text{Out}} \text{ Low } (R_L = 22 \text{ k}\Omega)$ | 1 | _ | 0.45 | 0.65 | V |
| Phase Detector Tri–State Current | 14 | -15 | 0 | 15 | nA |
| Charge Pump Current of Phase Comparator (T ₁₄ = 0) | 14 | 30 | 40 | 50 | μА |
| Charge Pump Current of Phase Comparator (T ₁₄ = 1) | 14 | 90 | 125 | 150 | μА |
| V _{CC2} Supply Voltage Range | 1 | 25 | 33 | 36 | V |

PIN FUNCTION DESCRIPTION

| Pin | Function | Description |
|---------|--|--|
| 1 | VTUN/VCC2 | Output of the tuning voltage amplifier. Needs an external pull-up resistor to drive the varicaps |
| 2 | Gnd | Ground |
| 3, 4 | HF ₁ /HF ₂ | Symmetric HF inputs from local oscillator |
| 5 | VCC1 | Supply voltage. Typical 5.0 V |
| 6, 7, 8 | B ₄ , B ₅ , B ₆ | Band buffer outputs |
| 9 | CA | Chip address selection pin |
| 10 | SCL | Clock input of the I ² C bus |
| 11 | SDA | Data input |
| 12 | DEC | Band decoder output for the mixer/oscillator circuit |
| 13 | Xtal | Crystal input |
| 14 | PHO | Input of tuning voltage amplifier |

Figure 1. Typical Prescaler Input Sensitivity




NOTE: $V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, T_{A} = -20^{\circ} \text{ to } +80^{\circ} \text{C}$

HF CHARACTERISTICS (See Figure 1)


| Characteristic | Pin | Min | Тур | Max | Unit |
|---------------------|------|-----|-----|-----|-------|
| DC Bias | 3, 4 | ı | 1.6 | I | V |
| Input Voltage Range | | | | | mVrms |
| 50–950 MHz | 3, 4 | 10 | _ | 315 | |
| 950–1300 MHz | 3, 4 | 50 | _ | 315 | |

Figure 2. RF Sensitivity Test Circuit



Device is in test mode, B $_5$ and B $_6$ are "On", B $_4$ is "Off". Sensitivity is the level of the HF generator of 50 Ω load.

Figure 3. Typical HF Input Impedance



Data Format and Bus Receiver

The circuit receives the information for tuning and control via the I²C bus. The incoming information, consisting of a chip address byte followed by two or four data bytes, is treated in the I²C bus receiver. The definition of the permissible bus protocol is shown below:

CO ВА STO 1_STA CA 2_STA CA FΜ FL STO 3_STA CA CO ВА FΜ FL STO STO 4_STA CA FL CO BA FΜ

STA = Start Condition

STO = Stop Condition

CA = Chip Address Byte

CO = Data Byte for Control Information

BA = Band Information

FM = Data Byte for Frequency Information (MSB's)

FL = Data Byte for Frequency Information (LSB's)

Figure 4. Complete Data Transfer Process




Figure 5 shows the five bytes of information that are needed for circuit operation: there is the chip address, two bytes of control and band information and two bytes of frequency information.

After the chip address, two or four data bytes may be received: if three data bytes are received the third data byte is ignored.

If five or more data bytes are received the fifth and following data bytes are ignored and the last acknowledge pulse is sent at the end of the fourth data byte.

The first and the third data bytes contain a function bit which allows the IC to distinguish between frequency information and control plus band information.

Frequency information is preceded by a Logic "0". If the function bit is Logic "1" the two following bytes contain control and band information. The first data byte, shifted after the chip address, may be byte CO or byte FM.

The two permissible bus protocols with five bytes are shown in Figure 5.

The Data and Clock inputs (Pins 10 and 11) are high impedance when the supply voltage V_{CC1} is between 0 and 5.5 V.

Chip Address


The chip address is programmable by Pin 9 (CA – Address Select).

| CA – Pin 9 | Address (HEX.) |
|--|----------------|
| -0.04 V _{CC1} to 0.1 V _{CC1} | C ₀ |
| Open or 0.2 V _{CC1} to 0.3 V _{CC1} | C ₂ |
| 0.42 V _{CC1} to 0.75 V _{CC1} | C ₄ |
| 0.9 V _{CC1} to 1.2 V _{CC1} | C ₆ |

Figure 5. Definition of Bytes

| CA_Chip Address | 1 | 1 | 0 | 0 | 0 | 0/1 | 0/1 | 0 | ACK |
|--------------------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|-----|
| | | ///// | | | | | | | |
| CO_Information | 1 | T ₁₄ | T ₁₃ | T ₁₂ | T ₁₁ | T ₁₀ | T ₉ | T ₈ | ACK |
| BA_Band Information | Х | В6 | B ₅ | В4 | Х | Х | Х | Х | ACK |
| | | | | | | | | | |
| FM_Frequency Information | 0 | N ₁₄ | N ₁₃ | N ₁₂ | N ₁₁ | N ₁₀ | N ₉ | N ₈ | ACK |
| FL_Frequency Information | N ₇ | N ₆ | N ₅ | N ₄ | N ₃ | N ₂ | N ₁ | N ₀ | ACK |
| | | | | | | | | | |
| CA_Chip Address | 1 | 1 | 0 | 0 | 0 | 0/1 | 0/1 | 0 | ACK |
| | | <u>/////</u> | | | <u> </u> | ///// | | | |
| FM_Frequency Information | 0 | N ₁₄ | N ₁₃ | N ₁₂ | N ₁₁ | N ₁₀ | N ₉ | N ₈ | ACK |
| FL_Frequency Information | N ₇ | N ₆ | N ₅ | N ₄ | N ₃ | N ₂ | N ₁ | N ₀ | ACK |
| | | | | | | ///// | | | |
| CO_Information | 1 | T ₁₄ | T ₁₃ | T ₁₂ | T ₁₁ | T ₁₀ | Т9 | Т8 | ACK |
| BA_Band Information | Х | В6 | B ₅ | В4 | Х | Х | Х | Х | ACK |

Figure 6. Typical Tuner Application



Bits B₄, B₅, B₆: Control the Band Buffers

| | 5 " "0" |
|---------------------------|--------------|
| B_4 , B_5 , $B_6 = 0$ | Buffer "Off" |
| = 1 | Buffer "On" |
| • | |

Bit Tg: Controls the Output of the Operational Amplifier

| T ₈ = 0 | Normal Operation Operational Amplifier Active |
|--------------------|--|
| = 1 | Output State of Operational Amplifier Switched "Off", Output Pulls High Through the External Pull-Up Resistor R _L |

Bits T₉, T₁₂: Control the Phase Comparator

| T ₉ | T ₁₂ | Function | |
|----------------|-----------------|----------------------------|--|
| 1 | 0 | Normal Operation | |
| 1 | 1 | High Impedance (Tri-State) | |
| 0 | 0 | Upper Source "On" Only | |
| 0 | 1 | Lower Source "On" Only | |

Bits T₁₀, T₁₁: Control the Reference Divider

| T ₁₀ | T ₁₁ | Division Ratio |
|-----------------|-----------------|----------------|
| 0 | 0 | 512 |
| 0 | 1 | 1024 |
| 1 | 0 | 1024 |
| 1 | 1 | 512 |

Bit T₁₃: Switches the Internal Signals F_{ref} and F_{BY2} to the Band Buffer Outputs (Test)

| T ₁₃ = 0 | Normal Operation |
|---------------------|--|
| = 1 | Test Mode |
| | F _{ref} Output at B ₅ (Pin 7) F _{BY2} Output at B ₆ (Pin 8) |

Bits B_5 and B_6 have to be "On", $B_5 = B_6 = 1$ in the test mode.

F_{ref} is the reference frequency.

FBY2 is the output frequency of the programmable divider, divided by two.

Bit T₁₄: Controls the Charge Pump Current of the Phase Comparator

| T ₁₄ = 0 | Pump Current 40 μA Typical |
|---------------------|---|
| = 1 | Normal Operation. Pump Current 125 μA Typical |

Mixer/Oscillator Band Decoder

The band decoder provides the band switching signal for the mixer/oscillator circuit. The buffer bits B_4 and B_6 control the decoder output. B_5 is not decoded. The decoder is controlled by the buffer bits as per the table below.

| В6 | B ₅ | В4 | Decoder Output DEC | | |
|----|----------------|----|-----------------------------------|--|--|
| 0 | Х | 0 | Undefined | | |
| 0 | Х | 1 | 3.4 V to V _{CC1} | | |
| | | | (V _{CC1} = 4.5 to 5.5 V) | | |
| 1 | X | 0 | 0 to 0.8 V | | |
| 1 | Х | 1 | 1.8 to 2.1 V | | |

BA_Band Information

| Х | В6 | B ₅ | В4 | Х | Х | Х | Х | ACK | |
|---|----|----------------|----|---|---|---|---|-----|--|
|---|----|----------------|----|---|---|---|---|-----|--|

The band buffers are open collector buffers and are active "low" at Bn = 1. They are designed for 5.0 mA with a typical "on" voltage of 160 mV. These buffers are designed to withstand relative high output voltage in the "off" state.

B₅ and B₆ buffers may also be used to output internal IC signals (reference frequency and programmable divider output frequency divided by 2) for test purposes.

The bit B_5 and/or B_6 have to be one if the buffers are used for these additional functions.

The Programmable Divider

The programmable divider is a presettable down counter. When it has counted to zero it takes its required division ratio out of the latches B. Latches B are loaded from latches A by means of signal TDI which is synchronous to the programmable divider output signal.

Since latches A receive the data asynchronously with the programmable divider, this double latch scheme is needed to assure correct data transfer to the counter.

The division ratio definition is given by:

N = $16384 \times N_{14} + 8132 \times N_{13} + ... + 4 \times N_2 + 2 \times N_1 + N_0$ Maximum Ratio 32767

Minimum Ratio 256

Where $N_0 \ \dots \ N_{14}$ are the different bits for frequency information.

The counter may be used for any ratio between 256 and 32767 and reloads correctly as long as its output frequency does not exceed 1.0 MHz.

The data transfer between latches A and B (signal TDI) is also initiated by any start condition on the I²C bus.

At power "on" the whole bus receiver is reset and the bit N_8 of the programmable divider is set to $N_8 = 1$. Thus the programmable divider starts with a division ratio of 256 or higher.

The first I^2C message must be sent only when the POWER ON RESET is completed. Division ratios of N < 256 are not allowed.

The Prescaler

The prescaler has a preamplifier which guarantees high input sensitivity.

The Phase Comparator

The phase comparator is phase and frequency sensitive and has very low output leakage current in the high impedance state.

The Tuning Voltage Amplifier

The amplifier is designed for very low noise, low input bias current and high power supply rejection. The positive input is biased internally. The tuning voltage amplifier needs an external pull—up resistor to generate the tuning voltage.

The amplifier can be switched "off" through bit T_8 . When bit T_8 is "One", the amplifier is "Off". The tuning voltage is then pulled high by the external pull—up resistor.

Figure NO TAG shows a possible filter arrangement. The component values depend very much on the application (tuner characteristic, reference frequency, etc.).


The Oscillator

The oscillator uses a 3.2 or 4.0 MHz crystal tied to ground in series with a capacitor. The crystal operates in its series resonance mode.

The voltage at Pin 13, has low amplitude and low harmonic distortion.

The negative impedance of the crystal input (Pin 13) is about 3.0 k Ω .

MC44829 OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Motorola registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



