## TDA9910

## 12-bit, up to 80 Msample/s, Analog-to-Digital Converter (ADC) direct/ultra high IF sampling

Rev. 02 - 9 December 2004

Objective data sheet

## 1. General description

The TDA9910 is a 12-bit Analog-to-Digital Converter (ADC) optimized for direct IF sampling, and supporting the most demanding use conditions in ultra high IF radio transceivers for cellular infrastructure and other applications such as wireless access system, optical networking and fixed telecommunication. Thanks to its broadband input capabilities, the TDA9910 is ideal for single and multiple carriers data conversion.

Operating at a maximum sampling rate of $80 \mathrm{Msample} / \mathrm{s}$, analog input signals are converted into 12-bit binary coded digital words. All static digital inputs are CMOS compatible. All output signals are LVCMOS compatible. The TDA9910 offers the most possible flexible acquisition control system thanks to its programmable Complete Conversion Signal (CCS) that allows to adjust the delay of the acquisition clock.

Thanks to its internal front-end buffer, the TDA9910 offers the lowest input capacitance ( $<1 \mathrm{pF}$ ) and therefore the highest flexibility in front-end aliasing filter strategy.

Released in HTQFP48, it keeps the industry's smallest ADC of its category.

## 2. Features

```
12-bit resolution
\square Direct IF sampling up to 370 MHz
\square }90\textrm{dB}\mathrm{ SFDR; 71 dB SNR (fi}=225 MHz; B = 5 MHz)
\square72 dB SFDR; 66 dB SNR (fic = 175 MHz; B = Nyquist)
\square High-speed sampling rate up to 80 Msample/s
\square Programmable acquisition output clock (complete conversion signal)
\square Internal front-end buffer (input capacitance below 1 pF)
\square Full-scale controllable from 1.5 V to 2 V (p-p); continuous scale
\mathrm{ Single 5 V power supply}
- 3.3 V LVCMOS compatible digital outputs
\square Binary or two's-complement LVCMOS outputs
\square CMOS compatible static digital inputs
\square Only 2 clock cycles latency
\square Industrial temperature range from -40 ' C to +85 '}\textrm{C
\square HTQFP48 package.
```


## 3. Applications

- 2.5G and 3G cellular base infrastructure radio transceivers
- Wireless access systems
- Fixed telecommunication
- Optical networking

■ WLAN infrastructure.

## 4. Ordering information

Table 1: Ordering information
$\begin{array}{l|l|l|l|l}\hline \text { Type number } & \text { Package } & & \begin{array}{l}\text { Sampling frequency } \\ \text { (Msample/s) }\end{array} \\$\cline { 4 - 6 } \& Name \& Description \& Version\end{array}$)$

## 5. Block diagram



Fig 1. Block diagram.

## 6. Pinning information

### 6.1 Pinning



Fig 2. Pin configuration.

### 6.2 Pin description

Table 2: Pin description

| Symbol | Pin | Type ${ }^{[1]}$ | Description |
| :--- | :--- | :--- | :--- |
| n.c. | 1 | - | not connected |
| AGND1 | 2 | G | analog ground 1 |
| IN | 3 | I | analog input voltage |
| CMADC | 4 | O | regulator common mode ADC output |
| INN | 5 | I | complementary analog input voltage |
| AGND1 | 6 | G | analog ground 1 |
| DEC | 7 | I/O | decoupling node |
| n.c. | 8 | - | not connected |
| FSOUT | 9 | O | full-scale reference voltage output |
| FSIN | 10 | I | full-scale reference voltage input |
| n.c. | 11 | - | not connected |
| n.c. | 12 | - | not connected |
| n.c. | 13 | - | not connected |
| DEL1 | 14 | I | complete conversion signal delay input 1 |

Table 2: Pin description ...continued

| Symbol | Pin | Type [1] | Description |
| :---: | :---: | :---: | :---: |
| DELO | 15 | 1 | complete conversion signal delay input 0 |
| $\mathrm{V}_{\text {CCD2(5V0) }}$ | 16 | P | digital supply voltage 2 ( 5.0 V ) |
| DGND2 | 17 | G | digital ground 2 |
| CE_N | 18 | 1 | chip enable input (CMOS level; active LOW) |
| OTC | 19 | 1 | control input for two's complement output (active HIGH) |
| OGND | 20 | G | data output ground |
| $\mathrm{V}_{\text {CCO(3V3) }}$ | 21 | P | data output supply voltage ( 3.3 V ) |
| OGND | 22 | G | data output ground |
| $\mathrm{V}_{\mathrm{CCO}(3 \mathrm{~V} 3)}$ | 23 | P | data output supply voltage ( 3.3 V ) |
| IR | 24 | 0 | in-range output |
| D11 | 25 | 0 | data output bit 11 (MSB) |
| D10 | 26 | 0 | data output bit 10 |
| D9 | 27 | 0 | data output bit 9 |
| D8 | 28 | 0 | data output bit 8 |
| D7 | 29 | 0 | data output bit 7 |
| D6 | 30 | 0 | data output bit 6 |
| D5 | 31 | 0 | data output bit 5 |
| D4 | 32 | 0 | data output bit 4 |
| D3 | 33 | 0 | data output bit 3 |
| D2 | 34 | 0 | data output bit 2 |
| D1 | 35 | 0 | data output bit 1 |
| D0 | 36 | 0 | data output bit 0 (LSB) |
| CCS | 37 | 0 | complete conversion signal output |
| DGND1 | 38 | G | digital ground 1 |
| CLKN | 39 | I | complementary clock input |
| CLK | 40 | 1 | clock input |
| $\mathrm{V}_{\text {CCD1 }}$ (5V0) | 41 | P | digital supply voltage 1 (5.0 V) |
| DGND1 | 42 | G | digital ground 1 |
| AGND2 | 43 | G | analog ground 2 |
| $\mathrm{V}_{\text {CCA2 (5V0) }}$ | 44 | P | analog supply voltage $2(5.0 \mathrm{~V}$ ) |
| $\mathrm{V}_{\text {CCA1 }}$ (5V0) | 45 | P | analog supply voltage 1 ( 5.0 V ) |
| AGND1 | 46 | G | analog ground 1 |
| $\mathrm{V}_{\text {CCA1 }}$ (5V0) | 47 | P | analog supply voltage 1 ( 5.0 V ) |
| AGND1 | 48 | G | analog ground 1 |
| DGND | exposed die pad |  | digital ground |

[^0]
## 7. Limiting values

Table 3: Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ | analog supply voltage |  | [1] -0.5 | +7.0 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage |  | [1] -0.5 | +7.0 | V |
| $\mathrm{V}_{\text {CCO }}$ | output supply voltage |  | [2] -0.5 | +5.0 | V |
| $\Delta \mathrm{V}_{\mathrm{CC}}$ | supply voltage difference |  |  |  |  |
|  | $\mathrm{V}_{\text {CCA }}-\mathrm{V}_{\text {CCD }}$ |  | -1.0 | +1.0 | V |
|  | $\mathrm{V}_{\text {CCD }}-\mathrm{V}_{\text {CCO }}$ |  | -1.0 | +4.0 | V |
|  | $\mathrm{V}_{\text {CCA }}-\mathrm{V}_{\text {CCO }}$ |  | -1.0 | +4.0 | V |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {INN }}$ | input voltage | referenced <br> to AGND | 0 | $\mathrm{V}_{\text {CCA }}+1$ | V |
| $\mathrm{V}_{\text {CLK }}, \mathrm{V}_{\text {CLKN }}$ | input voltage for differential clock drive | referenced <br> to DGND | 0 | $\mathrm{V}_{C C D}+1$ | V |
| 10 | output current |  | - | <tbd> | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Tamb | ambient temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |

[1] The supply voltages $V_{C C A}$ and $V_{C C D}$ may have any value between -0.5 V and +7.0 V provided that the supply voltage differences $\Delta \mathrm{V}_{\mathrm{CC}}$ are respected.
[2] The supply voltage $\mathrm{V}_{\mathrm{Cco}}$ may have any value between -0.5 V and +5.0 V provided that the supply voltage differences $\Delta \mathrm{V}_{\mathrm{CC}}$ are respected.

## 8. Thermal characteristics

Table 4: Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{th}(\mathrm{ja})}$ | thermal resistance from junction <br> to ambient | [1] | 36.2 | K/W |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{c})}$ | thermal resistance from junction <br> to case | [1] | 14.3 | $\mathrm{~K} / \mathrm{W}$ |

[1] In compliance with JEDEC test board, in free air.

## 9. Characteristics

Table 5: Characteristics
$V_{C C A}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=4.75 \mathrm{~V}$ to 5.25 V ; $V_{C C O}=2.7 \mathrm{~V}$ to 3.6 V ; $A G N D$ and $D G N D$ shorted together; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; V_{I N(p-p)}-V_{I N N(p-p)}=2.0 \mathrm{~V}-0.5 \mathrm{~dB} ; V_{F S I N}=V_{C C A 1}-1.77 \mathrm{~V} ; V_{i(C M)}=V_{C C A 1}-1.85 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}, V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test [1] | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CCA }}$ | analog supply voltage |  |  | 4.75 | 5.0 | 5.25 | V |
| $V_{\text {CCD }}$ | digital supply voltage |  |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {cco }}$ | output supply voltage |  |  | 2.7 | 3.3 | 3.6 | V |
| 939775014418 |  |  |  |  | © Koninklijke Philips Electronics N.V. 2004. All rights reserved. |  |  |
| Objective | data sheet |  | Decembe | 2004 |  |  |  |

Table 5: Characteristics ...continued
$V_{C C A}=4.75 V$ to $5.25 V$; $V_{C C D}=4.75 V$ to $5.25 V$; $V_{C C O}=2.7 V$ to $3.6 V$; $A G N D$ and $D G N D$ shorted together; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; $V_{I N(p-p)}-V_{I N N(p-p)}=2.0 \mathrm{~V}-0.5 \mathrm{~dB} ; V_{F S I N}=V_{C C A 1}-1.77 \mathrm{~V} ; V_{i(C M)}=V_{C C A 1}-1.85 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}, V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test [1] | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\text {CCA }}$ | analog supply current |  | - | 122 | - | Unit |
| $I_{\text {CCD }}$ | digital supply current |  | - | 52 | - | mA |
| $I_{\text {CCO }}$ | output supply current | $\mathrm{f}_{\mathrm{CLK}}=80 \mathrm{Msample} / \mathrm{s} ;$ <br> $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | - | 29 | - | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\mathrm{f}_{\mathrm{CLK}}=80 \mathrm{Msample} / \mathrm{s} ;$ <br> DC input | - | 870 | - | mA |

Clock inputs: pins CLK and CLKN [2]
$\mathrm{V}_{\mathrm{IL}}$ LOW-level input voltage referenced to DGND;
$\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V}$

| PECL mode | 3.19 | - | 3.52 | V |
| :--- | :--- | :--- | :--- | :--- |
| TTL mode | DGND | - | 0.8 | V |


| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | referenced to DGND;$V_{C C D}=5 \mathrm{~V}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | PECL mode |  | 3.83 | - | 4.12 | V |
|  |  | TTL mode |  | 2.0 | - | $\mathrm{V}_{\text {CCD }}$ | V |
| IIL | LOW-level input current | $\begin{aligned} & \mathrm{V}_{\text {CLK }} \text { or } \\ & \mathrm{V}_{\text {CLKN }}=3.52 \mathrm{~V} \end{aligned}$ | D | 20 | - | - | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {CLK }} \text { or } \\ & \mathrm{V}_{\text {CLKN }}=2.00 \mathrm{~V} \end{aligned}$ |  | 1 | - | - | $n A$ |
| IIH | HIGH-level input current | $\begin{aligned} & \mathrm{V}_{\text {CLK }} \text { or } \\ & \mathrm{V}_{\text {CLKN }}=3.83 \mathrm{~V} \end{aligned}$ |  | - | - | 30 | $\mu \mathrm{A}$ |
|  |  | $V_{\text {CLK }}$ or <br> $V_{\text {CLKN }}=0.80 \mathrm{~V}$ |  | - | - | 2 | nA |
| $\Delta \mathrm{V}_{\text {CLK }}$ | differential AC input voltage for switching ( $\mathrm{V}_{\text {CLK }}-\mathrm{V}_{\text {CLKN }}$ ) | AC mode; DC voltage level is 2.5 V |  | - | 1.5 | - | V |
| $\mathrm{R}_{\mathrm{i}}$ | input resistance | $\mathrm{f}_{\text {CLK }}=80 \mathrm{Msample} / \mathrm{s}$ |  | - | 6.3 | - | $k \Omega$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $\mathrm{f}_{\text {CLK }}=80 \mathrm{Msample} / \mathrm{s}$ |  | - | 1.1 | - | pF |

Analog inputs: pins IN and INN

| $I_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\text {FSIN }}=\mathrm{V}_{\text {CCA }}-1.75 \mathrm{~V}$ |  | - | 5 | - | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IIH}^{\text {H }}$ | HIGH-level input current | $\mathrm{V}_{\text {FSIN }}=\mathrm{V}_{\text {CCA }}-1.75 \mathrm{~V}$ |  | - | 5 | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{i}}$ | input resistance | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ | D | 6.3 | - | - | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ | D | 6.3 | - | - | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | D | 6.3 | - | - | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{i}$ | input capacitance | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ | D | - | - | 700 | fF |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ | D | - | - | 700 | fF |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | D | - | - | 700 | fF |
| $\mathrm{V}_{\mathrm{i}(\mathrm{CM})}$ | common mode input voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INN }} ; \\ & \text { output code }=2047 \end{aligned}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |  | V |

Digital inputs: pins OTC and CE_N

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage | DGND | - | $0.3 \times \mathrm{V}_{\mathrm{CCD}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | $0.7 \times \mathrm{V}_{\mathrm{CCD}}$ | - | $\mathrm{V}_{\mathrm{CCD}}$ | V |

Table 5: Characteristics ...continued
$V_{C C A}=4.75 V$ to $5.25 V$; $V_{C C D}=4.75 V$ to $5.25 V$; $V_{C C O}=2.7 V$ to $3.6 V$; $A G N D$ and $D G N D$ shorted together; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; $V_{I N(p-p)}-V_{I N N(p-p)}=2.0 \mathrm{~V}-0.5 \mathrm{~dB} ; V_{F S I N}=V_{C C A 1}-1.77 \mathrm{~V} ; V_{i(C M)}=V_{C C A 1}-1.85 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}, V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.


Full-scale voltage controlled regulator output: pin FSOUT

| $V_{\text {o(ref) }}$ | 1.9 V full-scale output <br> voltage | $\mathrm{I}_{\mathrm{L}}=\mathrm{I}_{\text {FSIN }}$ | - | $\mathrm{V}_{\text {CCA }}-1.84-$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA}$ | - | $\mathrm{V}_{\text {CCA }}-1.87-$ | V |  |

Digital outputs: pins D11 to D0, IR and CCS
Output levels

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | DGND | - | DGND + 0.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{l}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\text {CCO }}-0.5$ | - | $\mathrm{V}_{\text {Cco }}$ | V |
| l Oz | output current in 3-state | output level between 0.5 V and $\mathrm{V}_{\mathrm{CcO}}$ | -20 | 1 | +20 | $\mu \mathrm{A}$ |
| Timing [4] |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{s})}$ | sampling delay time | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | - | 0.2 | - | ns |
| $\mathrm{th}_{\mathrm{n}(0)}$ | output hold time | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{d}(0)}$ | output delay time | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | - | 5 | - | ns |
| 3-state output delay |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{dzH}}$ | enable HIGH |  | - | 3 | - | ns |
| $\mathrm{t}_{\mathrm{dZL}}$ | enable LOW |  | - | 5 | - | ns |
| $\mathrm{t}_{\mathrm{dHZ}}$ | disable HIGH |  | - | 8 | - | ns |
| $\mathrm{t}_{\mathrm{dLZ}}$ | disable LOW |  | - | 5 | - | ns |
| Clock timing inputs: pins CLK and CLKN |  |  |  |  |  |  |
| $\mathrm{f}_{\text {CLK (min) }}$ | minimum clock frequency |  | - | - | 8 | Msample/s |
| $\mathrm{f}_{\text {CLK }}(\max )$ | maximum clock frequency | duty cycle $45 \%$ to 65 \% | 80 | - | - | Msample/s |
| telkh | clock pulse width HIGH | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | 5.6 | - | - | ns |
| $\mathrm{t}_{\text {CLKL }}$ | clock pulse width LOW | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | 5.6 | - | - | ns |

Table 5: Characteristics ...continued
$V_{C C A}=4.75 V$ to $5.25 V$; $V_{C C D}=4.75 V$ to $5.25 V$; $V_{C C O}=2.7 V$ to $3.6 V$; $A G N D$ and $D G N D$ shorted together; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; V_{I N(p-p)}-V_{I N N(p-p)}=2.0 V-0.5 \mathrm{~dB} ; V_{F S I N}=V_{C C A 1}-1.77 \mathrm{~V} ; V_{i(C M)}=V_{C C A 1}-1.85 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}, V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }_{\underline{[1]}} \mathrm{Min}$ | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing complete conversion signal: pin CCS; see Figure 6 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{cd}(0)}$ | complete conversion signal delay time | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \\ & \mathrm{DELO}=\mathrm{LOW} ; \\ & \text { DEL1 }=\mathrm{HIGH} \end{aligned}$ | - | 0.2 | - | ns |
|  |  | $\begin{aligned} & \hline \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \\ & \mathrm{DELO}=\mathrm{HIGH} ; \\ & \mathrm{DEL} 1=\mathrm{LOW} \end{aligned}$ | - | 1.3 | - | ns |
|  |  | $\begin{aligned} & \hline \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} ; \\ & \mathrm{DELO}=\mathrm{HIGH} ; \\ & \mathrm{DEL} 1=\mathrm{HIGH} \end{aligned}$ | - | 2.4 | - | ns |
| Analog signal processing (clock duty cycle $50 \%$; $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}=1.9 \mathrm{~V} ; \mathrm{V}_{\text {ref }}=\mathrm{V}_{\text {CCA }}-1.75 \mathrm{~V}$ ) |  |  |  |  |  |  |
| INL | integral non-linearity | $\begin{aligned} & \mathrm{f}_{\text {CLK }}=20 \mathrm{Msample} / \mathrm{s} ; \\ & \mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz} \end{aligned}$ | - | $\pm 1.6$ | - | LSB |
| DNL | differential non-linearity | $\begin{aligned} & \mathrm{f}_{\text {CLK }}=20 \mathrm{Msample} / \mathrm{s} ; \\ & \mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz} ; \mathrm{no} \\ & \text { missing code } \\ & \text { guaranteed } \end{aligned}$ | - | $\pm 0.4$ | - | LSB |
| $E_{\text {offset }}$ | offset error | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CCO}}=3.3 \mathrm{~V} ; \\ & \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \\ & \text { output code }=2047 \end{aligned}$ | - | 5 | - | mV |
| $E_{G}$ | gain error amplitude (spread from device to device) | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CCO}}=3.3 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 0.8 | - | \%FS |
| B | analog bandwidth $\underline{[5]}$ | $\mathrm{f}_{\mathrm{CLK}}=80 \mathrm{Msample} / \mathrm{s}$; <br> -3 dB ; full-scale input | - | 370 | - | MHz |
| THD | total harmonic distortion TDA9910/6 [6] | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ | - | -74 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ | - | -72 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | - | -72 | - | dBFS |
|  | total harmonic distortion TDA9910/8[6] | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ | - | -76 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ | - | -74 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | - | -70 | - | dBFS |
| SNR | signal-to-noise ratio TDA9910/6 [7] | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ | - | 67.5 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ | - | 67.2 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ | - | 66.5 | - | dBc |
|  | signal-to-noise ratio TDA9910/8 [7] | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ | - | 67 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ | - | 66.7 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ |  | 66 | - | dBc |

Table 5: Characteristics ...continued
$V_{C C A}=4.75 V$ to $5.25 V$; $V_{C C D}=4.75 V$ to $5.25 V$; $V_{C C O}=2.7 V$ to $3.6 V$; $A G N D$ and $D G N D$ shorted together; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; V_{I N(p-p)}-V_{I N N(p-p)}=2.0 V-0.5 \mathrm{~dB} ; V_{F S I N}=V_{C C A 1}-1.77 \mathrm{~V} ; V_{i(C M)}=V_{C C A 1}-1.85 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}, V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test [1] | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFDR | spurious free dynamic range TDA9910/6 | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ |  | - | 76 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ |  | - | 73 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ |  | - | 73 | - | dBc |
|  | spurious free dynamic range TDA9910/8 | $\mathrm{f}_{\mathrm{i}}=21.4 \mathrm{MHz}$ |  | - | 79 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz}$ |  | - | 75 | - | dBc |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz}$ |  | - | 72 | - | dBc |
| ACPR | adjacent channel power rejection | $\mathrm{f}_{\mathrm{i}}=93 \mathrm{MHz} ; 5 \mathrm{MHz}$ <br> channel spacing; $\mathrm{B}=4.096 \mathrm{MHz}$ |  | - | 86 | - | dB |
|  |  | $\mathrm{f}_{\mathrm{i}}=175 \mathrm{MHz} ; 5 \mathrm{MHz}$ <br> channel spacing; $\mathrm{B}=4.096 \mathrm{MHz}$ |  | - | 74 | - | dB |
| d2 (IM2) | second order intermodulation distortion [8] | $\begin{aligned} & \mathrm{f}_{\mathrm{i1}}=21 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i} 2}=22 \mathrm{MHz} \end{aligned}$ |  | - | -81 | - | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{i} 1}=93 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i} 2}=96 \mathrm{MHz} \end{aligned}$ |  | - | -83 | - | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{i} 1}=174 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i} 2}=176 \mathrm{MHz} \end{aligned}$ |  | - | -80 | - | dBFS |
| d3 ${ }_{(\text {IM }}{ }^{\text {a }}$ | third order intermodulation distortion [8] | $\begin{aligned} & \mathrm{f}_{\mathrm{i} 1}=21 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i} 2}=22 \mathrm{MHz} \end{aligned}$ |  | - | -87 | - | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{i} 1}=93 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i} 2}=96 \mathrm{MHz} \end{aligned}$ |  | - | -88 | - | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{i} 1}=174 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i} 2}=176 \mathrm{MHz} \end{aligned}$ |  | - | -83 | - | dBFS |

[1] $D=$ guaranteed by design;
C = guaranteed by characterization;
I = $100 \%$ industrially tested.
[2] The circuit has two clock inputs: CLK and CLKN. There are 5 modes of operation:
a) PECL mode 1: (DC levels vary $1: 1$ with $\mathrm{V}_{C C D}$ ) CLK and CLKN inputs are at differential PECL levels.
b) PECL mode 2: ( DC levels vary $1: 1$ with $\mathrm{V}_{C C D}$ ) CLK input is at PECL level and sampling is taken on the falling edge of the clock input signal. A DC level of 3.65 V has to be applied on CLKN decoupled to GND via a 100 nF capacitor.
c) PECL mode 3: (DC levels vary 1:1 with $\mathrm{V}_{C C D}$ ) CLKN input is at PECL level and sampling is taken on the rising edge of the clock input signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor.
d) Differential AC driving mode 4 : When driving the CLK input directly and with any $A C$ signal of minimum $1 \mathrm{~V}(p-p)$ and with a DC level of 2.5 V , the sampling takes place at the falling edge of the clock signal.
When driving the CLKN input with the same signal, sampling takes place at the rising edge of the clock signal. It is recommended to decouple the CLKN or CLK input to DGND via a 100 nF capacitor.
e) TTL mode 5: CLK input is at TTL level and sampling is taken on the falling edge of the clock input signal. In that case CLKN pin has to be connected to the ground.
[3] The ADC input range can be adjusted with an external reference connected to FSIN pin. This voltage has to be referenced to $\mathrm{V}_{\mathrm{CCA}}$.
[4] Output data acquisition: the output data is available after the maximum delay of $\mathrm{t}_{\mathrm{d}(0)}$.
[5] The -3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave.
[6] The total harmonic distortion is obtained with the addition of the first five harmonics.
[7] The signal-to-noise ratio takes into account all harmonics above five and noise up to Nyquist frequency.
[8] Intermodulation measured relative to either tone with analog input frequencies $f_{i 1}$ and $f_{i 2}$. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter ( -6 dB below full-scale for each input signal).
$\mathrm{d} 3_{(I M 3)}$ is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product; $\mathrm{d} 2_{(I M 2)}$ is the ratio of the RMS value of either input tone to the RMS value of the worst case second order intermodulation product.

Table 6: Output coding with differential inputs
$V_{I N(p-p)}-V_{I N N(p-p)}=1.9 V ; V_{F S I N}=V_{C C A 1}-1.77 \mathrm{~V}$; typical values to AGND.

| Code | $\mathbf{V}_{\text {IN(p-p) }}$ <br> $(\mathbf{V})$ | $\mathbf{V}_{\text {INN }(p-p)}$ <br> $(\mathbf{V})$ | IR | Binary outputs <br> (D11 to DO) | Two's complement outputs <br> (D11 to DO) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Underflow | $<2.675$ | $>3.625$ | 0 | 000000000000 | 100000000000 |
| 0 | 2.675 | 3.625 | 1 | 000000000000 | 100000000000 |
| 1 | - | - | 1 | 000000000001 | 100000000001 |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 2047 | 3.15 | 3.15 | 1 | 011111111111 | 11111111111 |
| $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |
| 4094 | - | - | 1 | 11111111110 | 01111111110 |
| 4095 | 3.625 | 2.675 | 1 | 11111111111 | 01111111111 |
| Overflow | $>3.625$ | $<2.675$ | 0 | 11111111111 | 01111111111 |

Table 7: Mode selection

| Two's complement output <br> (OTC) | Chip enable <br> input (CE_N) | Data output (D0 to D11; IR) |
| :--- | :--- | :--- |
| 0 | 0 | binary; active |
| 1 | 0 | two's complement; active |
| $X[1]$ | 1 | high-impedance |

[1] $X=$ don't care.


Fig 3. Output timing diagram.

(1) $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz} ; 0 \mathrm{dBc}$
(2) $\mathrm{f}_{\mathrm{i}}=5.1 \mathrm{MHz} ;-73.64 \mathrm{dBc}$
(3) $\mathrm{f}_{\mathrm{i}}=9.88 \mathrm{MHz} ;-82.6 \mathrm{dBc}$
(4) $\mathrm{f}_{\mathrm{i}}=20.1 \mathrm{MHz} ;-77.26 \mathrm{dBc}$
(5) $f_{i}=30 \mathrm{MHz} ;-71.73 \mathrm{dBc}$
(6) $\mathrm{f}_{\mathrm{i}}=35.1 \mathrm{MHz} ;-71.68 \mathrm{dBc}$ THD (5H): 66.93 dBc SFDR: - 71.68 dBC

Fig 4. Single tone; $f_{i}=175 \mathrm{MHz} ; \mathrm{f}_{\mathrm{CLK}}=\mathbf{8 0}$ Msample/s.

(1) $\mathrm{V}_{\mathrm{i}(\mathrm{CM})}=1.54 \mathrm{~V} ; \mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\text {FSIN }}=1.5 \mathrm{~V}$
(2) $\mathrm{V}_{\mathrm{i}(\mathrm{CM})}=1.9 \mathrm{~V} ; \mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{FSIN}}=1.84 \mathrm{~V}$
(3) $\mathrm{V}_{\mathrm{i}(\mathrm{CM})}=2.07 \mathrm{~V} ; \mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\text {FSIN }}=2.0 \mathrm{~V}$

Fig 5. ADC full-scale; $\mathrm{V}_{\mathrm{i}(\mathrm{CM})}$ as a function of $\mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\mathrm{FSIN}}$.

The TDA9910 allows to modify the ADC full-scale. This could be done with FSIN (full-scale input) according to Figure 5.

The TDA9910 generates an adjustable clock output called Complete Conversion Signal (CCS), which can be used to control the acquisition of converted output data by the digital circuit connected to the TDA9910 output data bus. Two logic inputs, DEL0 and DEL1 pins, allow to adjust the delay of the edge of the CCS signal to achieve an optimal position in the stable, usable zone of the data.

Table 8: Complete conversion signal selection

## DEL1 DELO CCS output

| 0 | 0 | high-impedance |
| :--- | :--- | :--- |
| 0 | 1 | active, typical delay 0.2 ns |
| 1 | 0 | active, typical delay 1.3 ns |
| 1 | 1 | active, typical delay 2.4 ns |


(1) $\mathrm{t}_{\mathrm{cd}(0)}$ is referenced to the middle of the active data.

Fig 6. Complete conversion signal timing diagram.

## 10. Definitions

### 10.1 Static parameters

### 10.1.1 INL (integral non-linearity)

It is defined as the deviation of the transfer function from a best fit straight line (linear regression computation). The INL of the code $i$ is obtained from the equation:
$\operatorname{INL}(i)=\frac{V_{I}(i)-V_{I}(\text { ideal })}{S}$
where:
$S$ is corresponding to the slope of the ideal straight line (code width); $i$ is corresponding to the code value.

### 10.1.2 DNL (differential non-linearity)

It is the deviation in code width from the value of 1 LSB.
$D N L(i)=\frac{V_{I}(i+1)-V_{I}(i)}{S}$
where:

$$
i=0 x\left(2^{n}-2\right)
$$

### 10.2 Dynamic parameters

Figure 7 shows the spectrum of a single tone full-scale input sine wave with frequency $f_{t}$, conforming to coherent sampling ( $\mathrm{f}_{\mathrm{t}} / \mathrm{f}_{\mathrm{s}}=\mathrm{M} / \mathrm{N}$, with M number of cycles and N number of samples, M and N being relatively prime), and digitized by the ADC under test.


Fig 7. Single tone spectrum of full-scale input sine wave with frequency $f_{t}$.
Remark: In the following equations, $\mathrm{P}_{\text {noise }}$ is the power of the terms which include the effects of random noise, non-linearities, sampling time errors, and "quantization noise".

### 10.2.1 SINAD (signal-to-noise and distortion)

The ratio of the output signal power to the noise plus distortion power for a given sample rate and input frequency, excluding the DC component:
$\operatorname{SINAD}[d B]=10 \log _{10}\left(\frac{P_{\text {signal }}}{P_{\text {noise }+ \text { distortion }}}\right)$

### 10.2.2 ENOB (effective number of bits)

It is derived from SINAD and gives the theoretical resolution an ideal ADC would require to obtain the same SINAD measured on the real ADC. A good approximation gives:
$E N O B=\frac{S I N A D-1.76}{6.02}$

### 10.2.3 THD (total harmonic distortion)

The ratio of the power of the harmonics to the power of the fundamental. For $\mathrm{k}-1$ harmonics the THD is:
$T H D[d B]=10 \log _{10}\left(\frac{P_{\text {harmonics }}}{P_{\text {signal }}}\right)$
where:
$P_{\text {harmonics }}=a_{2}^{2}+a_{3}^{2}+\ldots+a_{k}^{2}$
$P_{\text {signal }}=a_{1}^{2}$

The value of $k$ is usually 6 (i.e. calculation of THD is done on the first 5 harmonics).
10.2.4 SNR (signal-to-noise ratio)

The ratio of the output signal power to the noise power, excluding the harmonics and the DC component is:
$\operatorname{SNR}[d B]=10 \log _{10}\left(\frac{P_{\text {signal }}}{P_{\text {noise }}}\right)$

### 10.2.5 SFDR (spurious free dynamic range)

The number SFDR specifies available signal range as the spectral distance between the amplitude of the fundamental and the amplitude of the largest spurious harmonic and non-harmonic, excluding DC component:
$S F D R[d B]=20 \log _{10}\left(\frac{a_{1}}{\max (S)}\right)$

### 10.2.6 IMD2 (IMD3)



Fig 8. Spectral of dual tone input sine wave with frequency.

From a dual tone input sinusoid ( $f_{t 1}$ and $f_{t 2}$, these frequencies being chosen according to the coherence criterion), the intermodulation distortion products IMD2 and IMD3 (respectively, 2nd and 3rd order components) are defined, as follows.

The ratio of the RMS value of either tone to the RMS value of the worst second (third) order intermodulation product.

The total intermodulation distortion IMD is given by:
$I M D[d B]=10 \log _{10}\left(\frac{P_{\text {intermod }}}{P_{\text {signal }}}\right)$
where:

$$
\begin{gathered}
\left.P_{\text {intermod }}=a_{i m\left(f_{t 1}-f_{t 2}\right)}^{2}-a_{i m\left(f_{t 1}\right.}^{2}+f_{t 2}\right)+a_{i m\left(f_{t 1}-2 f_{t 2}\right)}^{2}+a_{i m\left(f_{t 1}+2 f_{t 2}\right)}^{2}+\ldots \\
\ldots+a_{i m\left(2 f_{t 1}-f_{t 2}\right)}^{2}+a_{i m\left(2 f_{t 1}+f_{t 2}\right)}^{2}
\end{gathered}
$$

with $a_{i m\left(f_{t l}\right)}^{2}$ corresponding to the power in the intermodulation component at frequency $\mathrm{f}_{\mathrm{t}}$. $P_{\text {signal }}=a_{f_{t 1}}^{2}+a_{f_{t 2}}^{2}$

## 11. Application information

### 11.1 TDA9910 in 3G radio receivers

The TDA9910 has been proven in many 3G radio receivers with various operating conditions regarding Input Frequency (IF), signal IF bandwidth and sampling frequency. The TDA9910 provides with a maximum analog input signal frequency of 400 MHz . It allows a significant cost-down of the RF front-end, from two mixers to only one, even in multi-carriers architecture.

Table 9 describes some possible applications with the TDA9910 in high IF sampling mode.

Table 9: Examples of possible $f_{i}, f_{C L K}$, IF BW combinations supported

| $\mathbf{f}_{\mathbf{i}}(\mathbf{M H z})$ | $\mathbf{f}_{\mathbf{C L K}}(\mathbf{M s a m p l e} / \mathbf{s})$ | IF BW (MHz)$\underline{[1]}$ | SNR (dB) | SFDR (dBc) |
| :--- | :--- | :--- | :--- | :--- |
| 350 | 80 | 5.00 | 65 | 71 |
| 243.95 | 9.60 | 0.25 | 71 | 80 |
| 96 | 76.80 | 1.60 | 72 | 76 |
| 96 | 76.80 | 4.80 | 71 | 77 |
| 96 | 76.80 | 20.00 | 68 | 76 |
| 80 | 61.44 | 10.00 | 70 | 85 |
| 78.4 | 44.80 | 3.50 | 71 | 76 |
| 70 | 40.00 | 1.25 | 72 | 79 |

[1] IF bandwidth corresponds to the observed area on the ADC output spectrum.
For a dual carrier W-CDMA receiver, the most important parameters are sensitivity and Adjacent Channel Selectivity (ACS). The sensitivity is defined as the lowest detectable signal level. In W-CDMA, it can be far below the noise floor. This difference, between the sensitivity and the noise floor, is defined by the Sensitivity-to-Noise Ratio (SENR). Its value is negative due to the gain processing. The Adjacent Channel Power Ratio (ACPR) is the difference between the full-scale -3 dB peak and the noise floor. It represents the ratio of the adjacent-channel power and the average power level of the channel. The ACS is defined by the sum of SENR and ACPR.


Fig 9. Adjacent channel sensitivity and ADC sensibility.

### 11.2 Application diagram



Fig 10. Application diagram.

## 12. Package outline

HTQFP48: plastic thermal enhanced thin quad flat package; 48 leads; body $7 \times 7 \times 1 \mathrm{~mm}$; exposed die pad

| UNIT | $\begin{gathered} \mathrm{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $\mathrm{D}_{\mathrm{h}}$ | $E^{(1)}$ | $E_{h}$ | e | $H_{D}$ | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | v | w | y | $\mathrm{Z}_{\mathrm{D}}{ }^{(1)}$ | $Z_{E}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | 0.15 | 1.05 | 0.25 | 0.27 | 0.20 | 7.1 | 4.6 | 7.1 | 4.6 | 0.5 | 9.1 | 9.1 | 1 | 0.75 | 0.2 | 0.08 | 0.08 | 0.9 | 0.9 | $7{ }^{\circ}$ |
|  |  | 0.05 | 0.95 |  | 0.17 | 0.09 | 6.9 | 4.4 | 6.9 | 4.4 |  | 8.9 | 8.9 |  | 0.45 |  |  |  | 0.6 | 0.6 | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT545-2 |  | MS-026 |  |  | - |  |

Fig 11. Package outline SOT545-2 (HTQFP48).

## 13. Revision history

Table 10: Revision history

| Document ID | Release date | Data sheet status | Change notice | Doc. number | Supersedes |
| :--- | :--- | :--- | :--- | :--- | :--- |
| TDA9910_2 | 20041209 | Objective data sheet | - | 939775014418 | TDA9910_1 |
| Modifications: | $\bullet$ Four values changed in Table 5 (Clock timing inputs) |  |  |  |  |

## 14. Data sheet status

| Level | Data sheet status [1] | Product status [2] [3] | Definition |
| :---: | :---: | :---: | :---: |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 15. Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 16. Disclaimers

Life support - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 17. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

## 18. Contents

1 General description ..... 1
2 Features ..... 1
3 Applications ..... 2
4 Ordering information ..... 2
5 Block diagram ..... 2
6 Pinning information ..... 3
6.1 Pinning ..... 3
6.2 Pin description ..... 3
7 Limiting values ..... 5
8 Thermal characteristics. ..... 5
9 Characteristics ..... 5
10 Definitions ..... 12
10.1 Static parameters ..... 12
10.1.1 INL (integral non-linearity) ..... 12
10.1.2 DNL (differential non-linearity) ..... 12
10.2 Dynamic parameters ..... 13
10.2.1 SINAD (signal-to-noise and distortion) ..... 13
10.2.2 ENOB (effective number of bits) ..... 13
10.2.3 THD (total harmonic distortion) ..... 13
10.2.4 SNR (signal-to-noise ratio) ..... 14
10.2.5 SFDR (spurious free dynamic range) ..... 14
10.2.6 IMD2 (IMD3) ..... 14
11 Application information ..... 16
11.1 TDA9910 in 3G radio receivers ..... 16
11.2 Application diagram ..... 17
12 Package outline ..... 18
13 Revision history. ..... 19
14 Data sheet status ..... 20
15 Definitions ..... 20
16 Disclaimers. ..... 20
17 Contact information ..... 20



[^0]:    [1] P: power supply; G: ground; I: input; O: output.

