

PowerMOS transistor

Logic level FET

BUK566-60A

GENERAL DESCRIPTION



N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.
The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.

PINNING - SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
mb	drain

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	50	A
P_{tot}	Total power dissipation	150	W
$R_{DS(ON)}$	Drain-source on-state resistance $V_{GS} = 5 \text{ V}$	26	$\text{m}\Omega$

PIN CONFIGURATION**SYMBOL****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	60	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50 \mu\text{s}$	-	20	V
I_D	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	50	A
I_D	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	38	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	200	A
P_{tot}	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	150	W
T_{stg}	Storage temperature	$T_{mb} = 25^\circ\text{C}$	-55	175	$^\circ\text{C}$
T_j	Junction temperature	-	-	175	$^\circ\text{C}$

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	1.0	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	minimum footprint, FR4 boards (see. Fig 18).	-	50	-	K/W

**PowerMOS transistor
Logic level FET**

BUK566-60A

STATIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	60	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	1.0	1.5	2.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}$	-	20	26	$\text{m}\Omega$

DYNAMIC CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 25 \text{ A}$	17	30	-	S
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	2200	2800	pF
C_{oss}	Output capacitance		-	700	1000	pF
C_{rss}	Feedback capacitance		-	280	400	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 3 \text{ A}; V_{GS} = 5 \text{ V}$	-	40	50	ns
t_r	Turn-on rise time		-	150	250	ns
$t_{d(off)}$	Turn-off delay time	$R_{GS} = 50 \Omega; R_{gen} = 50 \Omega$	-	350	450	ns
t_f	Turn-off fall time		-	190	250	ns
L_d	Internal drain inductance	Measured from upper edge of drain tab to centre of die	-	2.5	-	nH
L_s	Internal source inductance	Measured from source lead soldering point to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	50	A
I_{DRM}	Pulsed reverse drain current	-	-	-	200	A
V_{SD}	Diode forward voltage	$I_F = 50 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.1	2.0	V
t_{rr}	Reverse recovery time	$I_F = 50 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	80	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	0.4	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25 \text{ A}; V_{DD} \leq 25 \text{ V}; V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega$	-	-	150	mJ

PowerMOS transistor

Logic level FET

BUK566-60A




Fig. 1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D,25}^{\circ}\text{C} = f(T_{mb})$




Fig. 4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t); \text{parameter } D = t_p/T$




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D,25}^{\circ}\text{C} = f(T_{mb}); \text{conditions: } V_{GS} \geq 10 \text{ V}$




Fig. 5. Typical output characteristics, $T_j = 25^{\circ}\text{C}$.
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig. 3. Safe operating area. $T_{mb} = 25^{\circ}\text{C}$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse; parameter } t_p$










Fig. 6. Typical on-state resistance, $T_j = 25^{\circ}\text{C}$.
 $R_{DS(ON)} = f(I_D); \text{parameter } V_{GS}$

PowerMOS transistor

Logic level FET

BUK566-60A



PowerMOS transistor

Logic level FET

BUK566-60A




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 50$ A; parameter V_{DS}




Fig.15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 25$ A




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




Fig.16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$

**PowerMOS transistor
Logic level FET**

BUK566-60A

MECHANICAL DATA

Dimensions in mm

Net Mass: 1.4 g




Fig.17. SOT404 : centre pin connected to mounting base.

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.18. SOT404 : soldering pattern for surface mounting.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".