

FDS6990A

Dual N-Channel Logic Level PowerTrench® MOSFET

General Description

These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- Fast switching speed.
- Low gate charge (typical 18nC).
- High performance trench technology for extremely low R_{DS(ON)}.
- High power and current handling capability.







Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted


Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		±20	V
D	Drain Current - Continuous	(Note 1a)	7.5	A
	- Pulsed		20	
P _D	Power Dissipation for Single Operation	(Note 1a)	2	W
		(Note 1b)	1.6	
		(Note 1c)	0.9	
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to 150	°C
THERMA	L CHARACTERISTICS	·		·
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)		78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)		40	°C/W

Electrical Characteristics ($T_A = 25$ °C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
OFF CHAF	RACTERISTICS		l			
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	30			٧
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		20		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$ $T_{J} = 55^{\circ}\text{C}$			1 10	μA uA
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
ON CHAR	ACTERISTICS (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1	1.5	3	V
$\Delta V_{GS(th)} = \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-4		mV/°C
R _{DS(on)}	Static Drain–Source	$V_{GS} = 10 \text{ V}, \qquad I_{D} = 7.5 \text{ A}$		0.015	0.018	Ω
	On-Resistance	T _J =125°C		0.022	0.031	
		$V_{GS} = 4.5 \text{ V}, \qquad I_{D} = 6.5 \text{ A}$		0.018	0.023	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	20			Α
g FS	Forward Transconductance	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 7.5 \text{ A}$		24		S
DYNAMIC	CHARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1650		pF
Coss	Output Capacitance	f = 1.0 MHz		365		pF
C _{rss}	Reverse Transfer Capacitance			170		pF
R _G	Gate Resistance	$V_{GS} = 15 \text{mV}, f = 1.0 \text{ MHz}$		1.2		Ω
SWITCHIN	IG CHARACTERISTICS (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_D = 1 \text{ A},$		11	20	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		9	18	ns
t _{d(off)}	Turn-Off Delay Time			25	40	ns
t _f	Turn-Off Fall Time			11	20	ns
Qg	Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 7.5 \text{ A},$		18	25	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 \text{ V}$		5.5		nC
Q _{gd}	Gate-Drain Charge	1		6.7		nC
DRAIN-SC	DURCE DIODE CHARACTERISTICS	S AND MAXIMUM RATINGS				
Is	Maximum Continuous Drain-Sourc				1.3	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A}$ (Note 2)			1.2	٧

Notes:

 R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



a) 50 °C/W when mounted on a 1in² pad of 2 oz copper



b) 105 °C/W when mounted on a .04 in² pad of 2 oz copper



c) 125 °C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 8. Capacitance Characteristics.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic™
E ² CMOS™	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C™	OCX TM	RapidConfigure™	UHC™
Across the board	. Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franchise™		OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Active Droop™		OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.