# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### Cautions

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

H8/300L Series Programming Manual



#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# Preface

The H8/300L Series of single-chip microcomputers is built around the high-speed H8/300L CPU, with an architecture featuring eight 16-bit (or sixteen 8-bit) general registers and a concise, optimized instruction set.

This manual gives detailed descriptions of the H8/300L instructions. The descriptions apply to all chips in the H8/300L Series. Assembly-language programmers should also read the separate *H8/300 Series Cross Assembler User's Manual*.

For hardware details, refer to the hardware manual of the specific chip.

# Contents

Sec	tion 1. CI	PU	1
1.1	Overview		1
	1.1.1 Fea	tures	1
	1.1.2 Dat	ta Structure	2
	1.1.3 Ad	dress Space	4
	1.1.4 Reg	gister Configuration	5
1.2	Registers		6
	1.2.1 Gen	neral Registers	6
	1.2.2 Con	ntrol Registers	6
	1.2.3 Init	ial Register Values	7
1.3	Instruction	18	8
	1.3.1 Тур	bes of Instructions	8
	1.3.2 Inst	truction Functions	9
	1.3.3 Bas	sic Instruction Formats2	20
	1.3.4 Ad	dressing Modes and Effective Address Calculation2	26
Sec	tion 2. In	struction Set	31
2.1	Explanatio	on Format	31
2.2	Instruction	ıs	36
	2.2.1 (1)	ADD (add binary) (byte)	36
	2.2.1 (2)	ADD (add binary) (word)	37
	2.2.2	ADDS (add with sign extension)	38
	2.2.3	ADDX (add with extend carry)	39
	2.2.4	AND (AND logical)	10
	2.2.5	ANDC (AND control register)	11
	2.2.6	BAND (bit AND)	12
	2.2.7	Bcc (branch conditionally)	13
	2.2.8	BCLR (bit clear)	16
	2.2.9	BIAND (bit invert AND)	18
	2.2.10	BILD (bit invert load)	19
	2.2.11	BIOR (bit invert inclusive OR)	50
	2.2.12	BIST (bit invert store)	51
	2.2.13	BIXOR (bit invert exclusive OR)	52
	2.2.14	BLD (bit load)	53
	2.2.15	BNOT (bit NOT)	54

BOR (bit inclusive OR)	. 56
BSET (bit set)	. 57
BSR (branch to subroutine)	. 59
BST (bit store)	. 60
BTST (bit test)	. 61
BXOR (bit exclusive OR)	. 63
CMP (compare) (byte)	. 64
CMP (compare) (word)	. 65
DAA (decimal adjust add)	. 66
DAS (decimal adjust subtract)	. 68
DEC (decrement)	. 70
DIVXU (divide extend as unsigned)	. 71
EEPMOV (move data to EEPROM)	. 73
INC (increment)	. 74
JMP (jump)	. 75
JSR (jump to subroutine)	. 76
LDC (load to control register)	. 77
MOV (move data) (byte)	. 78
MOV (move data) (word)	. 79
MOV (move data) (byte)	. 80
MOV (move data) (word)	. 81
MOV (move data) (byte)	. 82
MOV (move data) (word)	. 83
MULXU (multiply extend as unsigned)	. 84
NEG (negate)	. 85
NOP (no operation)	. 86
NOT (NOT = logical complement)	. 87
OR (inclusive OR logical)	. 88
ORC (inclusive OR control register)	. 89
POP (pop data)	. 90
PUSH (push data)	. 91
ROTL (rotate left)	. 92
ROTR (rotate right)	. 93
ROTXL (rotate with extend carry left)	. 94
ROTXR (rotate with extend carry right)	. 95
RTE (return from exception)	. 96
RTS (return from subroutine)	. 97
	BOR (bit inclusive OR)

	2.2.47	SHAL (shift arithmetic left)	. 98
	2.2.48	SHAR (shift arithmetic right)	. 99
	2.2.49	SHLL (shift logical left)	.100
	2.2.50	SHLR (shift logical right)	.101
	2.2.51	SLEEP (sleep)	.102
	2.2.52	STC (store from control register)	.103
	2.2.53 (1)	SUB (subtract binary) (byte)	.104
	2.2.53 (2)	SUB (subtract binary) (word)	.105
	2.2.54	SUBS (subtract with sign extension)	.106
	2.2.55	SUBX (subtract with extend carry)	.107
	2.2.56	XOR (exclusive OR logical)	.108
	2.2.57	XORC (exclusive OR control register)	.109
2.3	Operation	Code Map	.110
2.4	List of Inst	ructions	.112
2.5	Number of	Execution States	.119
Sec	tion 3. CI	PU Operation States	.127
3.1	Program E	xecution State	.128
3.2	Exception	Handling States	.128
	3.2.1	Types and Priorities of Exception Handling	.128
	3.2.2	Exception Sources and Vector Table	.129
	3.2.3	Outline of Exception Handling Operation	.130
3.3	Reset State	>	.131
3.4	Power-Dov	wn State	.131
Sec	tion 4. Ba	sic Operation Timing	.133
4.1	On-chip M	lemory (RAM, ROM)	.133
4.2	On-chip Pe	eripheral Modules and External Devices	.134
	r	r · · · · · · · · · · · · · · · · · · ·	

# Section 1. CPU

# 1.1 Overview

The H8/300L CPU at the heart of the H8/300L Series features 16 general registers of 8 bits each (or 8 registers of 16-bits each), and a concise, optimized instruction set geared to high-speed operation.

# 1.1.1 Features

The H8/300L CPU has the following features.

General register configuration 16 8-bit registers (can be used as 8 16-bit registers)

55 basic instructions

- Multiply and divide instructions
- Powerful bit manipulation instructions

8 addressing modes

- Register direct (Rn)
- Register indirect (@Rn)
- Register indirect with displacement (@(d:16, Rn))
- Register indirect with post-increment/pre-decrement (@Rn+/@ -Rn)
- Absolute address (@aa:8/@aa:16)
- Immediate (#xx:8/#xx:16)
- Program-counter relative (@(d:8, PC))
- Memory indirect (@@aa:8)

64-kbyte address space

High-speed operation

- All frequently used instructions are executed in 2 to 4 states
- High-speed operating frequency: 5 MHz
  - Add/subtract between 8/16-bit registers: 0.4 µs
  - $8\,_{\times}$  8-bit multiply: 2.8  $\mu s$
  - $16\div 8\text{-bit}$  divide: 2.8  $\mu s$

Low-power operation

• Transition to power-down state using SLEEP instruction

# 1.1.2 Data Structure

The H8/300L CPU can process 1-bit data, 4-bit (packed BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit n (n = 0, 1, 2, ..., 7) in a byte operand.
- All operational instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instruction perform decimal arithmetic adjustments on byte data in packed BCD form. Each 4-bit of the byte is treated as a decimal digit.

**Data Structure in General Registers:** Data of all the sizes above can be stored in general registers as shown in figure 1-1.

Data type	Register No.	Data format	
1-Bit data	RnH	7 0 76543210 Don't-care	
1-Bit data	RnL	7 0 Don't-care 76543210	
Byte data	RnH	7 0	
Byte data	RnL	7 0 Don't-care	
Word data	Rn		
4-Bit BCD data	RnH	7 43 0 Upper Lower Don't-care	
4-Bit BCD data	RnL	7 4 3 0 Don't-care Upper Lower	
RnH: Upper 8 bits of General Register RnL: Lower 8 bits of General Register MSB: Most Significant Bit LSB: Least Significant Bit			

Figure 1-1. Register Data Structure

**Data Structure in Memory:** Figure 1-2 shows the structure of data in memory. The H8/300L CPU is able to access word data in memory (MOV.W instruction), but only if the word data starts from an even-numbered address. If an odd address is designated, no address error occurs, but the access is performed starting from the previous even address, with the least significant bit of the address regarded as 0.\* The same applies to instruction codes.

\* Note that the LSIs in the H8/300L Series also contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Data type	Address	Data format
1-Bit data	Address n	76543210
Byte data	Address n	
Word data	Even address Odd address	s Upper 8 bits Lower 8 bits s Lower 8 bits s
Byte data (CCR) on stack	Even address Odd address	S CCR S CCR S CCR S CCR S CCR S S CCR S S CCR S S S S S S S S S S S S S S
Word data on stacł	Even address Odd address	s Upper 8 bits B Lower 8 bits s Lower 8 bits s
CCR: Condition code register. Note: Word data must begin at an *: Ignored when returned.	even address.	

# **Figure 1-2.** Memory Data Formats

The stack is always accessed a word at a time. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are returned, the lower byte is ignored.

# 1.1.3 Address Space

The H8/300L CPU supports a 64-Kbyte address space (program code + data). The memory map differs depending on the particular chip in the H8/300L Series and its operating mode. See the applicable hardware manual for details.

#### **1.1.4 Register Configuration**

Figure 1-3 shows the register configuration of the H8/300L CPU. There are 16 8-bit general registers (R0H, R0L, ..., R7H, R7L), which can also be accessed as eight 16-bit registers (R0 to R7). There are two control registers: the 16-bit program counter (PC) and the 8-bit condition code register (CCR).



Figure 1-3. CPU Registers

# 1.2 Registers

# **1.2.1 General Registers**

All the general registers can be used as both data registers and address registers. When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7). When used as data registers, they can be accessed as 16-bit registers (R0 to R7), or the high (R0H to R7H) and low (R0L to R7L) bytes can be accessed separately as 8-bit registers. The register length is determined by the instruction.

R7 also functions as the stack pointer, used implicitly by hardware in processing interrupts and subroutine calls. In assembly language, the letters SP can be coded as a synonym for R7. As indicated in figure 1-4, R7 (SP) points to the top of the stack.



Figure 1-4. Stack Pointer

# 1.2.2 Control Registers

The CPU has a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

(1) **Program Counter (PC):** This 16-bit register indicates the address of the next instruction the CPU will execute. Instructions are fetched by 16-bit (word) access, so the least significant bit of the PC is ignored (always regarded as 0).

(2) Condition Code Register (CCR): This 8-bit register indicates the internal status of the CPU with an interrupt mask (I) bit and five flag bits: half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The two unused bits are available to the user. The bit configuration of the condition code register is shown below.



**Bit 7—Interrupt Mask Bit (I):** When this bit is set to 1, all interrupts except NMI are masked. This bit is set to 1 automatically at the start of interrupt handling.

**Bits 6 and 4—User Bits (U):** These bits can be written and read by software for its own purposes using LDC, STC, ANDC, ORC, and XORC instructions.

**Bit 5—Half-Carry (H):** This bit is used by add, subtract, and compare instructions to indicate a borrow or carry out of bit 3 or bit 11. It is referenced by the decimal adjust instructions.

**Bit 3—Negative (N):** This bit indicates the value of the most significant bit (sign bit) of the result of an instruction.

**Bit 2—Zero (Z):** This bit is set to 1 to indicate a zero result and cleared to 0 to indicate a nonzero result.

**Bit 1—Overflow (V):** This bit is set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.

Bit 0—Carry (C): This bit is used by:

- Add, subtract, and compare instructions, to indicate a carry or borrow at the most significant bit
- Shift and rotate instructions, to store the value shifted out of the most or least significant bit
- Bit manipulation instructions, as a bit accumulator

Note that some instructions involve no flag changes. The flag operations with each instruction are indicated in the individual instruction descriptions that follow in section 2, Instruction Set. CCR is used by LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by the conditional branch instruction (Bcc).

#### **1.2.3 Initial Register Values**

When the CPU is reset, the program counter (PC) is loaded from the vector table and the interrupt mask bit (I) in CCR is set to 1. The other CCR bits and the general registers are not initialized.

The initial value of the stack pointer (R7) is not fixed. To prevent program crashes the stack pointer should be initialized by software, by the first instruction executed after a reset.

# **1.3 Instructions**

Features:

- The H8/300L CPU has a concise set of 55 instructions.
- A general-register architecture is adopted.
- All instructions are 2 or 4 bytes long.
- Fast multiply/divide instructions and extensive bit manipulation instructions are supported.
- Eight addressing modes are supported.

# **1.3.1** Types of Instructions

Table 1-1 classifies the H8/300L instructions by type. Section 2, Instruction Set, gives detailed descriptions.

#### Table 1-1. Instruction Classification

Function	Instructions	Гуреs
Data transfer	MOV, POP*, PUSH*	1
Arithmetic operation	$_{ m S}$ ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS,	14
	DAA, DAS, MULXU, DIVXU, CMP, NEG	
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL,	8
	ROTXR	
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR	14
	BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	
Branch	Bcc**, JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1
	T 4 1	

Total 55

\* POP Rn is equivalent to MOV.W @SP+, Rn.PUSH Rn is equivalent to MOV.W Rn, @-SP.

\*\* Bcc is a conditional branch instruction in which cc represents a condition.

# **1.3.2 Instruction Functions**

Tables 1-2 to 1-9 give brief descriptions of the instructions in each functional group. The following notation is used.

# Notation

Rd	General register (destination)
Rs	General register (source)
Rn	General register
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition code register
N	N (negative) bit of CCR
Z	Z (zero) bit of CCR
V	V (overflow) bit of CCR
С	C (carry) bit of CCR
PC	Program counter
SP	Stack pointer (R7)
#Imm	Immediate data
ор	Operation field
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	AND logical
$\overline{\mathbf{v}}$	OR logical
Đ	Exclusive OR logical
$\rightarrow$	Move
	Not
:3, :8, :	16 3-bit, 8-bit, or 16-bit length

# Table 1-2. Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W	(EAs)  Rd, Rs  (EAd)
		Moves data between two general registers or between a general
		register and memory, or moves immediate data to a general register.
		The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @-Rn, and
		@Rn+ addressing modes are available for byte or word data. The
		@aa:8 addressing mode is available for byte data only.
		The @-R7 and @R7+ modes require word operands. Do not
		specify byte size for these two modes.
POP	W	$@SP+ \rightarrow Rn$
		Pops a 16-bit general register from the stack.
		Equivalent to MOV.W @SP+, Rn.
PUSH	W	$Rn \rightarrow @-SP$
		Pushes a 16-bit general register onto the stack.
		Equivalent to MOV.W Rn, @-SP.

\* Size: Operand size

B: Byte

W: Word

# **Table 1-3. Arithmetic Instructions**

Instruction	Size*	Function
ADD	B/W	$Rd \pm Rs \rightarrow Rd, Rd + \#Imm \rightarrow Rd$
SUB		Performs addition or subtraction on data in two general registers,
		or addition on immediate data and data in a general register.
		Immediate data cannot be subtracted from data in a general register.
		Word data can be added or subtracted only when both words are in
		general registers.
ADDX	В	$Rd \pm Rs \pm C \rightarrow Rd, Rd \pm \#Imm \pm C \rightarrow Rd$
SUBX		Performs addition or subtraction with carry or borrow on byte data
		in two general registers, or addition or subtraction on immediate data
		and data in a general register.
INC	В	$Rd \pm 1 \rightarrow Rd$
DEC		Increments or decrements a general register.
ADDS	W	$Rd \pm 1 \longrightarrow Rd, Rd \pm 2 \longrightarrow Rd$
SUBS		Adds or subtracts immediate data to or from data in a general
		register. The immediate data must be 1 or 2.
DAA	В	Rd decimal adjust $\rightarrow$ Rd
DAS		Decimal-adjusts (adjusts to packed BCD) an addition or subtraction
		result in a general register by referring to the condition code register.
MULXU	В	$Rd \times Rs \rightarrow Rd$
		Performs 8-bit $\times$ 8-bit unsigned multiplication on data in two
		general registers, providing a 16-bit result.
DIVXU	В	$Rd \div Rs \longrightarrow Rd$
		Performs 16-bit ÷ 8-bit unsigned division on data in two general
		registers, providing an 8-bit quotient and 8-bit remainder.
CMP	B/W	Rd – Rs, Rd – #Imm
		Compares data in a general register with data in another general
		register or with immediate data. Word data can be compared only
		between two general registers.
NEG	В	$0 - \mathrm{Rd} \rightarrow \mathrm{Rd}$
		Obtains the two's complement (arithmetic complement) of data in a
		general register.

\* Size: Operand size

B: Byte

W: Word

Table 1-4. Logic Operation moti actions	Table 1-4.	Logic	Operation	Instructions
---	------------	-------	-----------	--------------

Instruction	Size*	Function
AND	В	$Rd \ _{\wedge} Rs \ _{\rightarrow} Rd,  Rd \ _{\wedge} \#Imm \ _{\rightarrow} Rd$
		Performs a logical AND operation on a general register and
		another general register or immediate data.
OR	В	Rd $_{\vee}$ Rs $_{\rightarrow}$ Rd, Rd $_{\vee}$ #Imm $_{\rightarrow}$ Rd
		Performs a logical OR operation on a general register and another
		general register or immediate data.
XOR	В	$Rd \oplus Rs \to Rd,  Rd \oplus \#Imm \to Rd$
		Performs a logical exclusive OR operation on a general register
		and another general register or immediate data.
NOT	В	$\neg \operatorname{Rd} \rightarrow \operatorname{Rd}$
		Obtains the one's complement (logical complement) of general
		register contents.

\* Size: Operand size

B: Byte

# **Table 1-5. Shift Instructions**

Instruction	Size*	Function
SHAL	В	Rd shift $\rightarrow$ Rd
SHAR		Performs an arithmetic shift operation on general register contents.
SHLL	В	Rd shift $\rightarrow$ Rd
SHLR		Performs a logical shift operation on general register contents.
ROTL	В	Rd rotate $\rightarrow$ Rd
ROTR		Rotates general register contents.
ROTXL	В	Rd rotate through carry $\rightarrow$ Rd
ROTXR		Rotates general register contents through the C (carry) bit.

\* Size: Operand size

B: Byte

# Table 1-6. Bit Manipulation Instructions

Instruction	Size*	Function
BSET	В	$1 \rightarrow (< bit-No.> of < EAd>)$
		Sets a specified bit in a general register or memory to 1. The bit is
		specified by a bit number, given in 3-bit immediate data or the lower
		three bits of a general register.
BCLR	В	$0 \rightarrow (\langle bit-No. \rangle \text{ of } \langle EAd \rangle)$
		Clears a specified bit in a general register or memory to 0. The bit
		is specified by a bit number, given in 3-bit immediate data or the lower
		three bits of a general register.
BNOT	В	$\neg(\langle bit-No.\rangle \text{ of } \langle EAd \rangle) \rightarrow (\langle bit-No.\rangle \text{ of } \langle EAd \rangle)$
		Inverts a specified bit in a general register or memory. The bit is
		specified by a bit number, given in 3-bit immediate data or the lower
		three bits of a general register.
BTST	В	$\neg (\langle bit-No. \rangle \text{ of } \langle EAd \rangle)  \mathbf{Z}$
		Tests a specified bit in a general register or memory and sets or
		clears the Z flag accordingly. The bit is specified by a bit number,
		given in 3-bit immediate data or the lower three bits of a general
		register.
BAND	В	$C \land (\langle bit-No. \rangle of \langle EAd \rangle) \rightarrow C$
		ANDs the C flag with a specified bit in a general register or
		memory.
BIAND	В	$C_{\wedge} [\neg (\langle bit-No. \rangle of \langle EAd \rangle)] \longrightarrow C$
		ANDs the C flag with the inverse of a specified bit in a general
		register or memory.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C_{\vee} (\langle bit-No. \rangle of \langle EAd \rangle) \longrightarrow C$
		ORs the C flag with a specified bit in a general register or memory.
BIOR	В	$C_{\vee} [\neg (\langle bit-No. \rangle of \langle EAd \rangle)] \longrightarrow C$
		ORs the C flag with the inverse of a specified bit in a general
		register or memory.
		The bit number is specified by 3-bit immediate data.

Size*	Function
В	$C_{\bigoplus} (\langle bit-No. \rangle of \langle EAd \rangle) \longrightarrow C$
	Exclusive-ORs the C flag with a specified bit in a general register
	or memory.
В	$C \bigoplus [\neg (\langle bit-No. \rangle of \langle EAd \rangle)] \longrightarrow C$
	Exclusive-ORs the C flag with the inverse of a specified bit in a
	general register or memory.
	The bit number is specified by 3-bit immediate data.
В	$(< bit-No.> of < EAd>) \rightarrow C$
	Copies a specified bit in a general register or memory to the C flag.
В	$\neg (\langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle) \longrightarrow C$
	Copies the inverse of a specified bit in a general register or
	memory to the C flag.
	The bit number is specified by 3-bit immediate data.
В	$C \rightarrow (\langle bit-No. \rangle \text{ of } \langle EAd \rangle)$
	Copies the C flag to a specified bit in a general register or memory.
В	$\neg C \longrightarrow (\langle bit-No. \rangle \text{ of } \langle EAd \rangle)$
	Copies the inverse of the C flag to a specified bit in a general
	register or memory.
	The bit number is specified by 3-bit immediate data.
	Bize* B B B B B B B

# Table 1-6. Bit Manipulation Instructions (Cont.)

\* Size: Operand size

B: Byte

Table 1-7.	Branching	Instructions
------------	-----------	--------------

Instruction	Size	Function	Function							
Всс		Branches if cond	Branches if condition cc is true. The branching conditions are as follows.							
		follows.								
		Mnemonic	Description	Condition						
		BRA (BT)	Always (True)	Always						
		BRN (BF)	Never (False)	Never						
		BHI	High	$C_{\bigvee} Z = 0$						
		BLS	Low or Same	$C_{\vee}Z = 1$						
		BCC (BHS)	Carry Clear	$\mathbf{C} = 0$						
			(High or Same)							
		BCS (BLO)	Carry Set (Low)	C = 1						
		BNE	Not Equal	$\mathbf{Z} = 0$						
		BEQ	Equal	$\mathbf{Z} = 1$						
		BVC	Overflow Clear	V = 0						
		BVS	Overflow Set	V = 1						
		BPL	Plus	$\mathbf{N} = 0$						
		BMI	Minus	N = 1						
		BGE	Greater or Equal	$N \oplus V = 0$						
		BLT	Less Than	$N \oplus V = 1$						
		BGT	Greater Than	$Z_{\vee}(N_{\oplus}V) = 0$						
		BLE	Less or Equal	$Z_{\vee}(N_{\oplus}V) = 1$						
		Branches uncond	Branches unconditionally to a specified address.							
BSR	_	Branches to a subroutine at a specified displacement from the current								
		address.	1	1						
JSR		Branches to a su	broutine at a specified ad	dress.						
RTS		Returns from a s	ubroutine.							

Instruction	Size*	Function
RTE		Returns from an exception handling routine.
SLEEP		Causes a transition to power-down state.
LDC	В	$Rs \rightarrow CCR, \#Imm \rightarrow CCR$
		Moves immediate data or general register contents to the condition
		code register.
STC	В	$\operatorname{CCR}  \operatorname{Rd}$
		Copies the condition code register to a specified general register.
ANDC	В	$\operatorname{CCR}_{\wedge} \#\operatorname{Imm}_{\longrightarrow}\operatorname{CCR}$
		Logically ANDs the condition code register with immediate data.
ORC	В	$\operatorname{CCR}_{\vee} \#\operatorname{Imm}_{\longrightarrow}\operatorname{CCR}$
		Logically ORs the condition code register with immediate data.
XORC	В	$\operatorname{CCR}_{\bigoplus} #\operatorname{Imm}_{\longrightarrow} \operatorname{CCR}$
		Logically exclusive-ORs the condition code register with immediate
		data.
NOP		$PC + 2 \rightarrow PC$
		Only increments the program counter.

 Table 1-8. System Control Instructions

\* Size: Operand size

B: Byte

# Table 1-9. Block Data Transfer Instruction

Instruction	Size	Function
EEPMOV		if $R4L \neq 0$ then
		repeat $@R5+ \rightarrow @R6+$
		$R4L - 1 \longrightarrow R4L$
		until $R4L = 0$
		else next;
		Moves a data block according to parameters set in general registers
		R4L, R5, and R6.
		R4L: size of block (bytes)
		R5: starting source address
		R6: starting destination address
		Execution of the next instruction starts as soon as the block transfer is
		completed.
		This instruction is for writing to the large-capacity EEPROM provided
		on chip with some models in the H8/300L Series. For details see the
		applicable hardware manual.

**Notes on Bit Manipulation Instructions:** BSET, BCLR, BNOT, BST, and BIST are readmodify-write instructions. They read a byte of data, modify one bit in the byte, then write the byte back. Care is required when these instructions are applied to registers with write-only bits and to the I/O port registers.

Sequence		Operation				
1	Read	Read one data byte at the specified address				
2	Modify	Modify one bit in the data byte				
3	Write	Write the modified data byte back to the specified address				

**Example 1:** BCLR is executed to clear bit 0 in port control register 4 (PCR4) under the following conditions.

P47:	Input pin, Low
P46:	Input pin, High
P45 – P40:	Output pins, Low

The intended purpose of this BCLR instruction is to switch P40 from output to input.

#### **Before Execution of BCLR Instruction**

	P47	P46	P45	<b>P4</b> 4	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
PCR4	0	0	1	1	1	1	1	1
PDR4	1	0	0	0	0	0	0	0

#### **Execution of BCLR Instruction**

BCLR #0 @PCR4 ; clear bit 0 in PCR4

#### After Execution of BCLR Instruction

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Output	Input						
Pin state	Low	High	Low	Low	Low	Low	Low	High
PCR4	1	1	1	1	1	1	1	0
PDR4	1	0	0	0	0	0	0	0

**Explanation:** To execute the BCLR instruction, the CPU begins by reading PCR4. Since PCR4 is a write-only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to PCR4 to complete the BCLR instruction.

As a result, bit 0 in PCR4 is cleared to 0, making P4<sup>0</sup> an input pin. In addition, bits 7 and 6 in PCR4 are set to 1, making P4<sup>7</sup> and P4<sup>6</sup> output pins.

**Example 2:** BSET is executed to set bit 0 in the port 4 port data register (PDR4) under the following conditions.

P47: Input pin, Low

P4<sup>6</sup>: Input pin, High

 $P4^5 - P4^0$ : Output pins, Low

The intended purpose of this BSET instruction is to switch the output level at P4<sup>0</sup> from Low to High.

# **Before Execution of BSET Instruction**

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
PCR4	0	0	1	1	1	1	1	1
PDR4	1	0	0	0	0	0	0	0

#### **Execution of BSET Instruction**

BSET #0 @PDR4 ; set bit 0 in port 4 port data register

	<b>P4</b> 7	P46	P45	<b>P4</b> 4	P43	P42	<b>P4</b> 1	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	High
PCR4	0	0	1	1	1	1	1	1
PDR4	0	1	0	0	0	0	0	1

#### After Execution of BSET Instruction

**Explanation:** To execute the BSET instruction, the CPU begins by reading port 4. Since P4<sup>7</sup> and P4<sup>6</sup> are input pins, the CPU reads the level of these pins directly, not the value in the port data register. It reads P4<sup>7</sup> as Low (0) and P4<sup>6</sup> as High (1).

Since P4<sup>5</sup> to P4<sup>0</sup> are output pins, for these pins the CPU reads the value in PDR4. The CPU therefore reads the value of port 4 as H'40, although the actual value in PDR4 is H'80.

Next the CPU sets bit 0 of the read data to 1, changing the value to H'41.

Finally, the CPU writes this value (H'41) back to PDR4 to complete the BSET instruction.

As a result, bit 0 in PDR4 is set to 0, switching pin P4<sup>0</sup> to High output. However, bits 7 and 6 in PDR4 change their values.

# **1.3.3 Basic Instruction Formats**

#### (1) Format of Data Transfer Instructions

Figure 1-5 shows the format used for data transfer instructions.

15	8	7				0	MOV	
	ор		r <sub>m</sub>		r <sub>n</sub>		$Rm \rightarrow Rn$	
15	8	7				0		
	ор		r <sub>m</sub>		r <sub>n</sub>		$Rn \rightarrow @Rm$ , or $@Rm \rightarrow Rn$	
15	8	7				0		
	ор		r <sub>m</sub>		r <sub>n</sub>		@(d:16, Rm) $\rightarrow$ Rn, or	
	disp	•					$Rn \rightarrow @(d:16, Rm)$	
15	8	7				0		
	ор		r <sub>m</sub>		r <sub>n</sub>		@Rm+ $\rightarrow$ Rn, or Rn $\rightarrow$ @-Rm	
15	8	7				0		
ор	r <sub>n</sub>		abs	5.			@aa:8 $\rightarrow$ Rn, or Rn $\rightarrow$ @aa:8	
15	8	7				0		
	ор				r <sub>n</sub>		@aa:16 $\rightarrow$ Rn, or	
	abs						$Rn \rightarrow @aa:16$	
15	8	7				0		
ор	r <sub>n</sub>		IMM				#xx:8 → Rn	
15	8	7				0	<i>"</i> 40	
	ор ІММ	_	$#xx:16 \rightarrow Rn$					
15	8	7				0		
	ор				r <sub>n</sub>		POP, PUSH	
Notation								
op: O	peration field							
r <sub>m</sub> , r <sub>n</sub> : R	egister field							
disp: Di	splacement							
abs.: Absolute address								
IMM: In	IMM: Immediate data							

**Figure 1-5. Instruction Format of Data Transfer Instructions** 

(2) Format of Arithmetic, Logic Operation, and Shift Instructions

Figure 1-6 shows the format used for arithmetic, logic operation, and shift instructions.



Figure 1-6. Instruction Format of Arithmetic, Logic, and Shift Instructions

# (3) Format of Bit Manipulation Instructions

Figure 1-7 shows the format used for bit manipulation instructions.

15	8	7		0	BSET, BCLR, BNOT, BTST
	ор		IMM	r <sub>n</sub>	Operand: register direct (Rn)
					Bit No.: immediate (#xx:3)
15	8	7		0	
	ор		r <sub>m</sub>	r <sub>n</sub>	Operand: register direct (Rn)
				· · ·	Bit No.: register direct (Rm)
15	8	7		0	
	ор		r <sub>n</sub>	0 0 0 0	Operand: register indirect (@Rn)
	ор		IMM	0 0 0 0	Bit No.: immediate (#xx:3)
15	8	7		0	
	ор		r <sub>n</sub>	0 0 0 0	Operand: register indirect (@Rn)
	ор		r <sub>m</sub>	0000	Bit No.: register direct (Rm)
15	8	7		0	
10	ор	'		abs.	Operand: absolute (@aa:8
	ор		IMM	0 0 0 0	Bit No : immediate (#xx:3)
	•	l			
15	8	7		0	
	ор			abs.	Operand: absolute (@aa:8
	ор		r <sub>m</sub>	0 0 0 0	Bit No.: register direct (Rm)
15	8	7		0	BAND, BOR, BXOR, BLD, BST
	ор		IMM	r <sub>n</sub>	Operand: register direct (Rn)
					Bit No.: immediate (#xx:3)
15	8	7		0	
	ор		r <sub>n</sub>	0 0 0 0	Operand: register indirect (@Rn)
	ор		IMM	0 0 0 0	Bit No.: immediate (#xx:3)
4.5		_			
15	8	1	ab	0	Operand: absolute (@aa:8
	ор ар				
	·			0 0 0 0	
Notation					
op:	Operation field				
r <sub>m</sub> , r <sub>n</sub> :	Register field				
abs.:	Absolute address				
IMM:	Immediate data				



15	8 0p	7	IMM	0 rn	BIAND, BIOR, BIXOR, BILD, BIS Operand: register direct (Rn)
15	8	7		0	Bit No.: immediate (#xx:3)
	ор		r <sub>n</sub>	000(	Operand: register indirect (@Rn)
	ор		IMM	000(	Bit No.: immediate (#xx:3)
15	8	7		0	
	ор		a	bs.	Operand: absolute (@aa:8
	ор		IMM	000(	Bit No.: immediate (#xx:3)
Notation op: r <sub>m</sub> , r <sub>n</sub> : abs.: IMM:	Operation field Register field Absolute address Immediate data				



(4) Format of Branching Instructions

Figure 1-8 shows the format used for branching instructions.

15		8	7		0	
ор	СС			disp.		Bcc
15		8	7	•		
	OD		<u> </u>	r0_0_0		IMP (@Rm)
		~	-			
15		8	/			
		ah	p Is			JMP (@aa:16)
		<u>ub</u>				
15	-	8	7		0	
	ор			abs.		JMP (@@aa:8)
15	:	8	7		0	
	ор			disp.		BSR
15		8	7		0	
	ор			r <sub>m</sub> 000	0	JSR (@Rm)
15		8	7			
10			,			JSR (@aa:16)
		ab	s.			
15		0	7			
15	00	0	/	aba		
	υρ			abs.		JSK (@@dd.o)
15		8	7		0	
		0	р			RIS
Notation	1					
op:	Operation field					
CC:	Condition field					
ím:	Register field					
disp.:	Displacement					
abe	Abaaluta addraac					

**Figure 1-8. Instruction Format of Branching Instructions** 

(5) Format of System Control Instructions

Figure 1-9 shows the format used for system control instructions.



# Figure 1-9. Instruction Format of System Control Instructions

(6) Format of Block Data Transfer Instruction

Figure 1-10 shows the format used for the block data transfer instruction.



# Figure 1-10. Instruction Format of Block Data Transfer Instruction

#### 1.3.4 Addressing Modes and Effective Address Calculation

Table 1-10 lists the eight addressing modes and their assembly-language notation. Each instruction can use a specific subset of these addressing modes.

Arithmetic, logic, and shift instructions use register direct addressing (1). The ADD.B, ADDX, SUBX, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

The MOV instruction uses all the addressing modes except program-counter relative (7) and memory indirect (8).

Bit manipulation instructions use register direct (1), register indirect (2), or absolute (5) addressing to identify a byte operand and 3-bit immediate addressing to identify a bit within the byte. The BSET, BCLR, BNOT, and BTST instructions can also use register direct addressing (1) to identify the bit.

No.	Mode	Notation
(1)	Register direct	Rn
(2)	Register indirect	@Rn
(3)	Register indirect with 16-bit displacement	@(d:16, Rn)
(4)	Register indirect with post-increment	@Rn+
	Register indirect with pre-decrement	@-Rn
(5)	Absolute address (8 or 16 bits)	@aa:8, @aa:16
(6)	Immediate (3-, 8-, or 16-bit data)	#xx:3, #xx:8, #xx:16
(7)	PC-relative (8-bit displacement)	@(d:8, PC)
(8)	Memory indirect	@@aa:8

#### Table 1-10. Addressing Modes

(1) **Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit general register containing the operand. In most cases the general register is accessed as an 8-bit register. Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits  $\times$  8 bits), and DIVXU (16 bits  $\div$  8 bits) instructions have 16-bit operands.

(2) **Register indirect**—@**Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand.

(3) **Register Indirect with Displacement**—@(**d:16, Rn**): This mode, which is used only in MOV instructions, is similar to register indirect but the instruction has a second word (bytes 3 and 4) which is added to the contents of the specified general register to obtain the operand address. For the MOV.W instruction, the resulting address must be even.

# (4) Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:

• Register indirect with post-increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory. It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is incremented after the operand is accessed. The size of the increment is 1 or 2 depending on the size of the operand: 1 for a byte operand; 2 for a word operand. For a word operand, the original contents of the 16-bit general register must be even.

Register indirect with pre-decrement—@-Rn
 The @-Rn mode is used with MOV instructions that store register contents to memory.
 It is similar to the register indirect mode, but the 16-bit general register specified in the
 register field of the instruction is decremented before the operand is accessed. The size of
 the decrement is 1 or 2 depending on the size of the operand: 1 for a byte operand; 2 for a
 word operand. For a word operand, the original contents of the 16-bit general register
 must be even.

(5) Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the operand in memory. The @aa:8 mode uses an 8-bit absolute address of the form H'FFxx. The upper 8 bits are assumed to be 1, so the possible address range is H'FF00 to H'FFFF (65280 to 65535). The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

(6) Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand in its second byte, or a 16-bit operand in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data (#xx:3) in the second or fourth byte of the instruction, specifying a bit number. (7) **PC-Relative**—@(**d:8, PC**): This mode is used to generate branch addresses in the Bcc and BSR instructions. An 8-bit value in byte 2 of the instruction code is added as a sign-extended value to the program counter contents. The result must be an even number. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address.

(8) Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address from H'0000 to H'00FF (0 to 255). Note that the initial part of the area from H'0000 to H'00FF contains the exception vector table. See the applicable hardware manual for details. The word located at this address contains the branch address.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as 0, causing word access to be performed at the address preceding the specified address. See the memory data structure description in section 1.1.2, Data Structure.

#### **Effective Address Calculation**

Table 1-11 explains how the effective address is calculated in each addressing mode.



#### Table 1-11. Effective Address Calculation (1)

0


### Table 1-11. Effective Address Calculation (2)



### Table 1-11. Effective Address Calculation (3)

reg, regm, regn:	General register
op:	Operation field
disp:	Displacement
abs:	Absolute address
IMM:	Immediate data

# Section 2. Instruction Set

# **2.1 Explanation Format**

Section 2 gives full descriptions of all the H8/300L Series instructions, presenting them in alphabetic order. Each instruction is explained in a table like the following:

ADD (add binary) (byte)		ADD					
Operation	Condition Code						
$Rd + (EAs) \rightarrow Rd$		V C					
Assembly-Language Format	$-  -  \downarrow  -  \downarrow  \downarrow  $	$\downarrow$ $\downarrow$					
ADD.B <eas>, Rd</eas>	I: Previous value remains unch	nanged.					
Operand Size	H: Set to 1 when there is a carry otherwise cleared to 0.	y from bit 3;					
Byte	N: Set to 1 when the result is negative;						
	Z: Set to 1 when the result is ze otherwise cleared to 0.	ero;					
	V: Set to 1 when an overflow o otherwise cleared to 0.	ccurs;					
	C: Set to 1 when there is a carry otherwise cleared to 0.	y from bit 7;					

## Description

This instruction adds the source operand to the contents of an 8-bit general register and places the result in the general register .

Addressing	Mnom	Onerende		No. of					
mode	winem.	Operands	1st b	yte	2nd	byte	3rd byte	4th byte	states
Immediate	ADD.B	#xx:8, Rd	8	rd	IN	IM			2
Register direct	ADD.B	Rs, Rd	0	8	rs	rd			2

The parts of the table are explained below.

**Name:** The full and mnemonic names of the instruction are given at the top of the page.

O	peration:	The instruction	is described in	symbolic notation.	The following	symbols are	used.
_							

Symbol	Meaning
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
<ead></ead>	Destination operand
<eas></eas>	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition code register
N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
disp	Displacement
$\rightarrow$	Transfer from left operand to right operand; or state transition from left state to
	right state.
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	AND logical
$\vee$	OR logical
$\oplus$	Exclusive OR logical
	Inverse logic (logical complement)
() < >	Contents of operand effective address

\* General registers are either 8 bits (R0H/R0L - R7H/R7L) or 16 bits (R0 - R7).

## Assembly-Language Format:

The assembly-language coding of the instruction is given. An example is:

Mnemonic Size Source Destination

The operand size is indicated by the letter B (byte) or W (word). Some instructions have restrictions on the size of operands they handle.

The abbreviation EAs or EAd (effective address of source or destination) is used for operands that permit more than one addressing mode. The H8/300L CPU supports the following eight addressing modes. The method of calculating effective addresses is explained in section 1.3.4, Addressing Modes and Effective Address Calculation, above.

Notation	Addressing Mode
Rn	Register direct
@Rn	Register indirect
@(d:16, Rn)	Register indirect with displacement
@Rn+/@ -Rn	Register indirect with post-increment/pre-decrement
@aa:8/@aa:16	Absolute address
#xx:8/#xx:16	Immediate
@(d:8, PC)	Program-counter relative
@@aa:8	Memory indirect

**Operand size:** Word or byte. Byte size is indicated for bit-manipulation instructions because these instructions access a full byte in order to read or write one bit.

**Condition code:** The effect of instruction execution on the flag bits in CCR is indicated. The following notation is used:

Symbo	l Meaning
\$	The flag is altered according to the result of the instruction.
0	The flag is cleared to "0."
	The flag is not changed.
*	Not fixed; the flag is left in an unpredictable state.

**Description:** The action of the instruction is described in detail.

**Instruction Formats:** Each possible format of the instruction is shown explicitly, indicating the addressing mode, the object code, and the number of states required for execution when the instruction and its operands are located in on-chip memory. The following symbols are used:

Symbol	Meaning
Imm.	Immediate data (3, 8, or 16 bits)
abs.	An absolute address (8 bits or 16 bits)
disp.	Displacement (8 bits or 16 bits)
r <sup>s</sup> , r <sup>d</sup> , r <sup>n</sup>	General register number (3 bits or 4 bits) The s, d, and n correspond to the letters
	in the operand notation.

**Register Designation:** 16-bit general registers are indicated by a 3-bit  $r^s$ ,  $r^d$ , or  $r^n$  value. 8-bit registers are indicated by a 4-bit  $r^s$ ,  $r^d$ , or  $r^n$  value. Address registers used in the @Rn, @(disp:16, Rn), @Rn+, and @-Rn addressing modes are always 16-bit registers. Data registers are 8-bit or 16-bit registers depending on the size of the operand. For 8-bit registers, the lower three bits of  $r^s$ ,  $r^d$ , or  $r^n$  give the register number. The most significant bit is 1 if the lower byte of the register is used, or 0 if the upper byte is used. Registers are thus indicated as follows:

16-Bit registe	er	8-Bit registers		
rs, rd, or rn	Register	r <sup>s</sup> , r <sup>d</sup> , or r <sup>n</sup>	Register	
000	R0	0000	R0H	
001	R1	0001	R1H	
:	:	:	:	
111	R7	0111	R7H	
		$1 \ 0 \ 0 \ 0$	ROL	
		1001	R1L	
		:	:	
		1111	R7L	

## Bit Data Access: Bit data are accessed

as the n-th bit of a byte operand in a general register or memory. The bit number is given by 3bit immediate data, or by a value in a general register. When a bit number is specified in a general register, only the lower three bits of the register are significant. Two examples are shown below.



The addressing mode and operand size apply to the register or memory byte containing the bit.

**Number of States Required for Execution:** The number of states indicated is the number required when the instruction and any memory operands are located in on-chip ROM or RAM. If the instruction or an operand is located in external memory or the on-chip register field, additional states are required for each access. See section 2.5, Number of Execution States.

## 2.2 Instructions

## 2.2.1 (1) ADD (add binary) (byte)

### Operation

 $Rd + (EAs) \rightarrow Rd$ 

### **Assembly-Language Format**

ADD.B <EAs>, Rd

## **Operand Size**

Byte

## **Condition Code**

Ι	Н	Ν	Ζ	V	С
—	 $\Rightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	\$

- I: Previous value remains unchanged.
- H: Set to 1 when there is a carry from bit 3; otherwise cleared to 0.
- N: Set to 1 when the result is negative; otherwise cleared to 0.
- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Set to 1 when an overflow occurs; otherwise cleared to 0.
- C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0.

## Description

This instruction adds the source operand to the contents of an 8-bit general register and places the result in the general register .

Addressing	Mnom	Operanda		No. of					
mode	Millerit.	Operatios	1st	byte	2nd	byte	3rd byte	4th byte	states
Immediate	ADD.B	#xx:8, Rd	8	rd	IM	M			2
Register direct	ADD.B	Rs, Rd	0	8	rs	rd			2

### 2.2.1 (2) ADD (add binary) (word)

#### Operation

 $Rd + Rs \ \rightarrow Rd$ 

#### **Assembly-Language Format**

ADD.W Rs, Rd

### **Operand Size**

Word

Containion Coue	Con	dition	Code
-----------------	-----	--------	------

Ι	Н	Ν	Ζ	V	С
—	 $\Rightarrow$	 $\updownarrow$	€	$\Rightarrow$	$\updownarrow$

- I: Previous value remains unchanged.
- H: Set to 1 when there is a carry from bit 11; otherwise cleared to 0.
- N: Set to 1 when the result is negative; otherwise cleared to 0.
- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Set to 1 when an overflow occurs; otherwise cleared to 0.
- C: Set to 1 when there is a carry from bit 15; otherwise cleared to 0.

## Description

This instruction adds word data in two general registers and places the result in the second general register.

Addressing mode	Mnom Operands			Instruction code						
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states			
Register direct	ADD.W	Rs, Rd	0 9	0 rs 0 rd			2			

2.2.2 ADDS (add with sign extension)	ADDS							
Operation	Condition Code							
$Rd + 1 \rightarrow Rd$ $Rd + 2 \rightarrow Rd$	I H N Z V C — — — — — — — —							
Assembly-Language Format ADDS #1, Rd ADDS #2, Rd	<ul> <li>I: Previous value remains unchanged.</li> <li>H: Previous value remains unchanged.</li> <li>N: Previous value remains unchanged.</li> </ul>							
<b>Operand Size</b> Word	<ul><li>Z: Previous value remains unchanged.</li><li>V: Previous value remains unchanged.</li><li>C: Previous value remains unchanged.</li></ul>							

## Description

This instruction adds the immediate value 1 or 2 to word data in a general register. Unlike the ADD instruction, it does not affect the condition code flags.

## **Instruction Formats and Number of Execution States**

Addressing mode	Mnom	Operands		No. of				
	Minem.		1st b	yte	2nd byte	3rd byte	4th byte	states
Register direct	ADDS	#1, Rd	0	B	0 0 rd			2
Register direct	ADDS	#2, Rd	0	В	8 0 rd			2

Note: This instruction cannot access byte-size data.

## 2.2.3 ADDX (add with extend carry)

### Operation

 $Rd + (EAs) + C \rightarrow Rd$ 

### **Assembly-Language Format**

ADDX <EAs>, Rd

### **Operand Size**

Byte

Coi	nditi	on C	ode				
	Ι		Н	Ν	Ζ	V	С
			\$	 €	\$	€	\$

- I: Previous value remains unchanged.
- H: Set to 1 if there is a carry from bit 3; otherwise cleared to 0.
- N: Set to 1 when the result is negative; otherwise cleared to 0.
- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Set to 1 when an overflow occurs; otherwise cleared to 0.
- C: Set to 1 when there is a carry from bit 7; otherwise cleared to 0.

### Description

This instruction adds the source operand and carry flag to the contents of an 8-bit general register and places the result in the general register.

Addressing mode	Maam	Operands		No. of					
	Minerri.		1st b	yte	2nd	byte	3rd byte	4th byte	states
Immediate	ADDX	#xx:8, Rd	9	rd	IN	1M			2
Register direct	ADDX	Rs, Rd	0	Е	rs	rd			2

## Operation

 $Rd \land (EAs) \rightarrow Rd$ 

**Assembly-Language Format** 

AND <EAs>, Rd

## **Operand Size**

Byte

							A	IND	
Co	nditi	on C	Code						
	Ι		Н		Ν	Ζ	V	С	
	_	_	_		$\updownarrow$	$\Rightarrow$	0		
I:	Prev	ious	value	e rem	ains	uncł	nang	ed.	
H:	: Previous value remains unchanged.								
N:	Set to 1 when the result is negative;								
	otherwise cleared to 0.								

- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Cleared to 0.
- C: Previous value remains unchanged.

## Description

This instruction ANDs the source operand with the contents of an 8-bit general register and places the result in the general register.

Addressing mode	Mnom	Operands		No. of					
	Minem.		1st b	yte	2nd	byte	3rd byte	4th byte	states
Immediate	AND	#xx:8, Rd	E	rd	IN	IM			2
Register direct	AND	Rs, Rd	1	6	rs	rd			2

2.2.5 ANDC (AND control register)	ANDC
Operation	Condition Code
$CCR \land \#IMM \rightarrow CCR$	I H N Z V C
Assembly-Language Format	$\downarrow \downarrow \downarrow$
ANDC #xx:8, CCR	
	I: ANDed with bit 7 of the immediate data.
Operand Size	H: ANDed with bit 5 of the immediate data.
Byte	N: ANDed with bit 3 of the immediate data.
	Z: ANDed with bit 2 of the immediate data.
	V: ANDed with bit 1 of the immediate data.
	C: ANDed with bit 0 of the immediate data.

## Description

This instruction ANDs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are ANDed as well as the flag bits. No interrupt requests are accepted immediately after this instruction. All interrupts, including the nonmaskable interrupt (NMI), are deferred until after the next instruction.

Addressing mode	Mnom	Operande		No. of				
	winem.	Operands	1st b	yte	2nd byte	3rd byte	4th byte	states
Immediate	ANDC	#xx:8, CCR	0	6	IMM			2

### 2.2.6 BAND (bit AND)

#### Operation

 $C \land (\langle Bit No. \rangle of \langle EAd \rangle) \rightarrow C$ 

Assembly-Language Format

BAND #xx:3, <EAd>

## **Operand Size**

Byte

Co	ondition	Code							
	Ι	Н		Ν	Ζ	V	С		
		- [					$\updownarrow$		
I:	Previou	s valu	e rem	nains	uncł	nang	ed.		
H:	Previou	s valu	e ren	nains	unch	nang	ed.		
N:	Previou	s valu	e rem	nains	uncł	nang	ed.		
Z:	Z: Previous value remains unchanged.								
V:	Previou	s valu	e ren	nains	uncł	nang	ed.		
C:	ANDed	with	the sp	pecif	ied b	it.			

### Description

This instruction ANDs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$ 



The value of the specified bit is not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operanda			Instruction		No. of	
mode	winem.	Operands	1st b	oyte	2nd byte	3rd byte	4th byte	states
Register direct	BAND	#xx:3, Rd	7	6	0 IMM rd			2
Register indirect	BAND	#xx:3,@Rd	7	С	0 rd 0	7 6	0 IMM 0	6
Absolute address	BAND	#xx:3,@aa:8	7	E	abs	7 6	0 IMM 0	6

### Operation

If cc then

 $PC + d:8 \rightarrow PC$ 

else next;

## **Assembly-Language Format**

(For mnemonics, see the table on the

next page.)

### **Operand Size**



1		Н		Ν	Z	V	C
_	_	_	_				_

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

## Description

If the specified condition is false, this instruction does nothing; the next instruction is executed. If the specified condition is true, a signed displacement is added to the address of the next instruction and execution branches to the resulting address.

Bcc

The displacement is a signed 8-bit value which must be even. The branch destination address can be located in the range -126 to +128 bytes from the address of the Bcc instruction. The applicable conditions and their mnemonics are given below.

Mnemonic	cc Field	Description	Condition	Meaning
BRA (BT)	0000	Always (True)	Always true	
BRN (BF)	0001	Never (False)	Never	
BHI	0010	High	$\mathbf{C} \lor \mathbf{Z} = 0$	X > Y (Unsigned)
BLS	0011	Low or Same	$C \lor Z = 1$	$X \le Y$ (Unsigned)
BCC (BHS)	0100	Carry Clear (High or Same)	C = 0	$X \ge Y$ (Unsigned)
BCS (BLO)	0101	Carry Set (Low)	C = 1	X < Y (Unsigned)
BNE	0110	Not Equal	$\mathbf{Z} = 0$	$X \neq Y$ (Signed or
BEQ	0111	Equal	Z = 1	unsigned) X = Y (Signed or unsigned)
BVC	1000	Overflow Clear	$\mathbf{V} = 0$	
BVS	1001	Overflow Set	$\mathbf{V} = 1$	
BPL	1010	Plus	$\mathbf{N} = 0$	
BMI	1011	Minus	N = 1	
BGE	1100	Greater or Equal	$\mathbf{N} \oplus \mathbf{V} = 0$	$X \ge Y$ (Signed)
BLT	1101	Less Than	$N \oplus V = 1$	X < Y (Signed)
BGT	1110	Greater Than	$\mathbf{Z} \vee (\mathbf{N} \oplus \mathbf{V}) = 0$	X > Y (Signed)
BLE	1111	Less or Equal	$Z \lor (N \oplus V) = 1$	$X \le Y$ (Signed)

BT, BF, BHS, and BLO are synonyms for BRA, BRN, BCC, and BCS, respectively.

Adressing					Instructio		No . of	
mode	Mnem.	Operands	1st b	oyte	2nd byte	3rd byte	4th byte	states
PC relative	BRA (BT)	d:8	4	0	disp.			4
PC relative	BRN (BF)	d:8	4	1	disp.			4
PC relative	BHI	d:8	4	2	disp.			4
PC relative	BLS	d:8	4	3	disp.			4
PC relative	BCC (BHS)	d:8	4	4	disp.			4
PC relative	BCS (BLO)	d:8	4	5	disp.			4
PC relative	BNE	d:8	4	6	disp.			4
PC relative	BEQ	d:8	4	7	disp.			4
PC relative	BVC	d:8	4	8	disp.			4
PC relative	BVS	d:8	4	9	disp.			4
PC relative	BPL	d:8	4	A	disp.			4
PC relative	BMI	d:8	4	В	disp.			4
PC relative	BGE	d:8	4	С	disp.			4
PC relative	BLT	d:8	4	D	disp.			4
PC relative	BGT	d:8	4	E	disp.			4
PC relative	BLE	d:8	4	F	disp.			4

## **Instruction Formats and Number of Execution States**

\* The branch address must be even.

Operation	Condition Code							
$0 \rightarrow (\langle Bit No. \rangle of \langle EAd \rangle)$	I H N Z V C							
Assembly-Language Format								
BCLR #xx:3. <ead></ead>	I: Previous value remains unchanged.							
BCLR #xx:3, <ead> BCLR Rn. <ead></ead></ead>	H: Previous value remains unchanged.							
	N: Previous value remains unchanged.							
Operand Size	Z: Previous value remains unchanged.							
Byte	V: Previous value remains unchanged.							
yte	C: Previous value remains unchanged.							

### Description

This instruction clears a specified bit in the destination operand to 0. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit general register. The destination operand can be located in a general register or memory.

The specified bit is not tested before being cleared. The condition code flags are not altered.



## BCLR (bit clear)

Addressing	Mnom	Operande		Instruction code								
mode	winem.	Operands	1st b	oyte	2nd	byte	3rd b	oyte	4th	byte	states	
Register direct	BCLR	#xx:3, Rd	7	2	0 IMM	rd					2	
Register indirect	BCLR	#xx:3,@Rd	7	D	0 rd	0	7	2	0 IMM	0	8	
Absolute address	BCLR	#xx:3,@aa:8	7	F	a	bs	7	2	0 IMM	0	8	
Register direct	BCLR	Rn, Rd	6	2	rn	rd					2	
Register indirect	BCLR	Rn, @Rd	7	D	0 rd	0	6	2	rn	0	8	
Absolute address	BCLR	Rn, @aa:8	7	F	ab	S	6	2	rn	0	8	

### 2.2.9 BIAND (bit invert AND)

#### **Operation**

 $C \land [\neg (<Bit No.> of < EAd>)] \rightarrow C$ 

**Assembly-Language Format** 

BIAND #xx:3, <EAd>

## **Operand Size**

Byte

Co	nditi	on C	Code					
	Ι		Н		N	Ζ	V	С
	—							\$
I:	Prev	vious	valu	e ren	nains	uncl	nang	ed.
 H:	Prev	vious	valu	e ren	nains	uncl	nang	ed.
N:	Prev	vious	valu	e ren	nains	uncl	nang	ed.
Z:	Prev	vious	valu	e ren	nains	uncl	nang	ed.
V:	Prev	vious	valu	e ren	nains	uncl	nang	ed.

C: ANDed with the inverse of the specified bit.

## Description

This instruction ANDs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$ 



The value of the specified bit is not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operando			In		No. of				
mode	winem.	Operands	1st	byte	2nd	byte	3rd b	oyte	4th b	oyte	states
Register direct	BIAND	#xx:3, Rd	7	6	1 IMM	rd					2
Register indirect	BIAND	#xx:3,@Rd	7	С	0 rd	0	7	6	1 IMM	0	6
Absolute address	BIAND	#xx:3,@aa:8	7	E	а	bs	7	6	1 IMM	0	6

#### 2.2.10 BILD (bit

### Operation

 $\neg$  (<Bit No.> of <

Assembly-Langua

BILD #xx:3, <EA

## **Operand Size**

Byte

invert load)								B	ILD	
	Co	nditi	on C	Code						
$EAd >) \rightarrow C$		Ι		Н		Ν	Ζ	V	С	
									$\uparrow$	
age Format		L								
Ad>	т.	Drot	ioua	volu	0 <b>r</b> 0 <b>r</b>	noine	una	hana	ad	
	1:	Prev	ious	valu	e ren	iains	unc	nang	eu.	
	H:	Prev	vious	valu	e ren	nains	unc	hang	ed.	
	N:	Prev	vious	valu	e ren	nains	unc	hang	ed.	
	Z:	Prev	vious	valu	e ren	nains	unc	hang	ed.	
	V:	Prev	vious	valu	e ren	nains	unc	hang	ed.	
	C:	Loa	ded v	with t	he in	vers	e of t	the sp	pecified	
		bit.								

## Description

This instruction loads the inverse of a specified bit into the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow$  Byte data in register or memory



The value of the specified bit is not changed.

### **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operanda		Ins	Instruction code						
mode	winem.	Operands	1st I	oyte	2nd b	oyte	3rd b	oyte	4th	byte	states
Register direct	BILD	#xx:3, Rd	7	7	1 IMM	rd					2
Register indirect	BILD	#xx:3,@Rd	7	С	0 rd	0	7	7	1 IMM	0	6
Absolute address	BILD	#xx:3,@aa:8	7	E	at	os	7	7	1 IMM	0	6

## 2.2.11 BIOR (bit invert inclusive OR)

## Operation

 $C \lor [\neg (<Bit No.> of < EAd>)] \rightarrow C$ 

**Assembly-Language Format** 

BIOR #xx:3, <EAd>

## **Operand Size**

Byte

<b>R</b> )	BIOR
	Condition Code
	I H N Z V C — — — — — — ↓
	I: Previous value remains unchanged.
	H: Previous value remains unchanged.
	N: Previous value remains unchanged.
	Z: Previous value remains unchanged.
	V: Previous value remains unchanged.
	C: ORed with the inverse of the specified
	bit.

## Description

This instruction ORs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow$  Byte data in register or memory



The value of the specified bit is not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operands		Instruction code					No. of
mode	winem.	Operands	1st byte	Э	2nd byte	3rd I	oyte	4th byte	states
Register direct	BIOR	#xx:3, Rd	7 4		1 IMM rd				2
Register indirect	BIOR	#xx:3,@Rd	7 0	;	0 rd 0	7	4	1 IMM 0	6
Absolute address	BIOR	#xx:3,@aa:8	7   E		abs	7	4	1 IMM 0	6

#### **2.2.12 BIST (bit invert store)**

#### Operation

 $\neg$  C  $\rightarrow$  (<Bit No.> of <EAd>)

### **Assembly-Language Format**

BIST #xx:3, <EAd>

## **Operand Size**

Byte

		BIST
С	Condition Code	
	I H N Z — — — — — —	V C
I: H N Z V C	Previous value remains uncl Previous value remains uncl	hanged. hanged. hanged. hanged. hanged. hanged.

### Description

This instruction stores the inverse of the carry flag to a specified bit location in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

$$\langle EAd \rangle^* \rightarrow Byte data in register or memory$$



The values of the unspecified bits are not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operande		Instructio	on code		No. of
mode	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	BIST	#xx:3, Rd	6 7	1 IMM rd			2
Register indirect	BIST	#xx:3,@Rd	7 D	0 rd 0	6 7	1 IMM 0	8
Absolute address	BIST	#xx:3,@aa:8	7   F	abs	6 7	1 IMM 0	8

2.2.13 BIXOR (bit invert exclusive OR)								BIX	OR
Operation	Co	nditi	on C	ode					
$C \oplus [\neg (\langle Bit \text{ No.} \rangle \text{ of } \langle EAd \rangle)] \rightarrow C$		Ι		Н		Ν	Ζ	V	С
			_	_	_		_		\$
Assembly-Language Format				1		1	J		·
BIXOR #xx:3, <ead></ead>	I:	Prev	vious	valu	e rer	nains	s unc	hang	ged.
	H:	Prev	vious	valu	e rer	nains	s unc	hang	ged.
Operand Size	N:	Prev	vious	valu	e rer	nains	s unc	hang	ged.
Byte	Z:	Prev	vious	valu	e rer	nains	s unc	hang	ged.
-	V:	Prev	vious	valu	e rer	nains	s unc	hang	ged.
	C:	Exc	lusiv	e-OF	Red v	vith t	he ir	vers	e of the
		spe	cified	l bit.					

## Description

This instruction exclusive-ORs the inverse of a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow$  Byte data in register or memory



The value of the specified bit is not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operanda			Instruction	n code		No. of	
mode	winem.	Operands	1st k	oyte	2nd byte	3rd byte	4th byte	states	
Register direct	BIXOR	#xx:3, Rd	7	5	1 IMM rd			2	
Register indirect	BIXOR	#xx:3,@Rd	7	С	0 rd 0	7 5	1 IMM 0	6	
Absolute address	BIXOR	#xx:3,@aa:8	7	Е	abs	7 5	1 IMM 0	6	

## **2.2.14 BLD (bit load)**

# Operation

 $(\langle Bit No. \rangle of \langle EAd \rangle) \rightarrow C$ 

# **Assembly-Language Format**

BLD #xx:3, <EAd>

# **Operand Size**

Byte

								B	LD
	Co	nditio	on C	ode					
		Ι		Н		Ν	Ζ	V	С
			_	_	_				\$
	I:	Previ	ious	value	rem	ains	unch	ange	d.
-	H:	Previ	ious	value	rem	ains	unch	ange	d.
	N:	Previ	ious	value	rem	ains	unch	ange	d.
	Z:	Previ	ious	value	rem	ains	unch	ange	d.
	V:	Previ	ious	value	rem	ains	unch	ange	d.

C: Loaded with the specified bit.

## Description

This instruction loads a specified bit into the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow$  Byte data in register or memory



The value of the specified bit is not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operanda			Inst	tructio	n cod	e			No. of	
mode	winem.	Operatios	1st I	byte	2nd b	yte	3rd b	oyte	4th by	yte	states	
Register direct	BLD	#xx:3, Rd	7	7	0 IMM	rd					2	
Register indirect	BLD	#xx:3,@Rd	7	С	0 rd	0	7	7	0 IMM	0	6	
Absolute address	BLD	#xx:3,@aa:8	7	E	ab	S	7	7	0 IMM	0	6	

#### 2.2.15 BNOT (bit NOT)

### Operation

 $\neg$  (<Bit No.> of <EAd>)

 $\rightarrow$  (<Bit No.> of <EAd>)

### **Assembly-Language Format**

BNOT #xx:3, <EAd> BNOT Rn, <EAd>

#### **Operand Size**

Byte

Cor	nditi	on C	ode					
	Ι		Η		Ν	Ζ	V	С
			_		_	_	_	

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

0

✓>Invert-

## Description

This instruction inverts a specified bit in a general register or memory location. The bit number is specified by 3-bit immediate data, or by the lower three-bits of a general register. The operation is shown schematically below.

 $< EAd > * \rightarrow Byte data in register or memory$ 

The bit is not tested before being inverted. The condition code flags are not altered.

# **BNOT** (bit NOT)

Addressing	Maam	Operanda			In	structio	n code	e			No. of
mode	winem.	Operands	1st b	1st byte 2nd byte		3rd byte		4th	byte	states	
Register direct	BNOT	#xx:3, Rd	7   1		0 IMM rd						2
Register indirect	BNOT	#xx:3,@Rd	7	D	0 rd	0	7	1	0 IMM	0	8
Absolute address	BNOT	#xx:3,@aa:8	7	F	a	bs	7	1	0 IMM	0	8
Register direct	BNOT	Rn, Rd	6	1	rn	rd					2
Register indirect	BNOT	Rn, @Rd	7	D	0 rd	0	6	1	rn	0	8
Absolute address	BNOT	Rn, @aa:8	7	F	at	os	6	1	rn	0	8

### 2.2.16 BOR (bit inclusive OR)

#### Operation

 $C \lor (\langle Bit No. \rangle of \langle EAd \rangle) \rightarrow C$ 

**Assembly-Language Format** 

BOR #xx:3, <EAd>

### **Operand Size**

Byte

						B	OR
Co	nditio	n Code					
	Ι	H	T	N	Z	V	C
				<u> </u>			¥
I:	Previo	ous valu	ie rem	nains	unch	ange	ed.
H:	Previo	ous valu	ie rem	ains	unch	ange	ed.
N:	Previo	ous valu	ie rem	nains	unch	ange	ed.
Z:	Previo	ous valu	ie rem	ains	unch	ange	ed.
V:	Previo	ous valu	ie rem	ains	unch	ange	ed.
C:	ORed	with th	ne spe	cified	l bit.		

### Description

This instruction ORs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$ 



The value of the specified bit is not changed.

## **Instruction Formats and Number of Execution States**

Addressing	Mnom	Operande			Ins	structio	n cod	е			No. of	
mode	winem.	Operands	1st b	yte	2nd b	oyte	3rd b	oyte	4th b	yte	states	
Register direct	BOR	#xx:3, Rd	7	4	0 IMM	rd					2	
Register indirect	BOR	#xx:3,@Rd	7	С	0 rd	0	7	4	0 IMM	0	6	
Absolute address	BOR	#xx:3,@aa:8	7	Е	at	DS	7	4	0 IMM	0	6	

\* Register direct, register indirect, or absolute addressing.

56

## 2.2.17 BSET (bit set)

#### Operation

 $1 \rightarrow (\langle Bit No. \rangle of \langle EAd \rangle)$ 

#### Assembly-Language Format

BSET #xx:3,<EAd> BSET Rn,<EAd>

### **Operand Size**

Byte

								BS	SET
	Со	nditi	on C	ode					
		Ι		Н		N	Ζ	V	С
		—			—				—
t									
	I:	Prev	vious	value	e rem	nains	uncł	nang	ed.
	H:	Prev	vious	value	e rem	nains	uncl	nang	ed.
	N:	Prev	vious	value	e rem	nains	uncł	nang	ed.
	Z:	Prev	vious	valu	e rem	nains	uncł	nang	ed.
	V:	Prev	vious	value	e rem	nains	uncl	nang	ed.
	C:	Prev	vious	value	e rem	nains	uncl	nang	ed.

### Description

This instruction sets a specified bit in the destination operand to 1. The bit number can be specified by 3-bit immediate data, or by the lower three-bits of an 8-bit general register. The destination operand can be located in a general register or memory.

The specified bit is not tested before being cleared. The condition code flags are not altered.



## **BSET** (bit set)

Addressing	Mnom	Operanda		Instruction code								
mode	winem.	Operands	1st k	1st byte 2nd byte		3rd b	oyte	4th	4th byte			
Register direct	BSET	#xx:3, Rd	7	0	0 IMM	rd					2	
Register indirect	BSET	#xx:3,@Rd	7	D	0 rd	0	7	0	0 IMM	0	8	
Absolute address	BSET	#xx:3,@aa:8	7	F	a	bs	7	0	0 IMM	0	8	
Register direct	BSET	Rn, Rd	6	0	rn	rd					2	
Register indirect	BSET	Rn, @Rd	7	D	0 rd	0	6	0	rn	0	8	
Absolute address	BSET	Rn, @aa:8	7	F	at	)S	6	0	rn	0	8	

<b>2.2.18 BSR (branch to subroutine)</b>	BSR									
Operation	Condition Code									
$PC \rightarrow @-SP$	I H N Z V C									
$PC + d:8 \rightarrow PC$										
Assembly-Language Format										
BSR d:8	I: Previous value remains unchanged.									
	H: Previous value remains unchanged.									
Operand Size	N: Previous value remains unchanged.									
	Z: Previous value remains unchanged.									
	V: Previous value remains unchanged.									
	C: Previous value remains unchanged.									

## Description

This instruction pushes the program counter (PC) value onto the stack, then adds a specified displacement to the program counter value and branches to the resulting address. The program counter value used is the address of the instruction following the BSR instruction. The displacement is a signed 8-bit value which must be even. The possible branching range is -126 to +128 bytes from the address of the BSR instruction.

### **Instruction Formats and Number of Execution States**

Addressing	Mnom	m Operands		Instruction code					
mode	Minem.	Operands	1st b	yte	2nd byte	3rd byte	4th byte	states	
PC-relative	BSR	d:8	5	5	disp			6	

59

### 2.2.19 BST (bit store)

## Operation

 $C \rightarrow (\langle Bit No. \rangle of \langle EAd \rangle)$ 

### **Assembly-Language Format**

BST #xx:3, <EAd>

## **Operand Size**

Byte

Con	Condition Code										
	Ι		Н		Ν	Ζ	V	С			

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Previous value remains unchanged.
- Z: Previous value remains unchanged.
- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

### Description

This instruction stores the carry flag to a specified flag location in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$ 



## **Instruction Formats and Number of Execution States**

Addressing mode	Mnom	Operanda		Instruction code							
	winem.	Operanus	1st byte		2nd byte		3rd byte		4th byte	states	
Register direct	BST	#xx:3, Rd	6	7	0 IMM	rd				2	
Register indirect	BST	#xx:3,@Rd	7	D	0 rd	0	6	7	0 IMM 0	8	
Absolute address	BST	#xx:3,@aa:8	7	F	al	os	6	7	0 IMM 0	8	

## 2.2.20 BTST (bit test)

### Operation

 $\neg$  (<Bit No.> of <EAd>)  $\rightarrow$  Z

#### **Assembly-Language Format**

BTST #xx:3, <EAd> BTST Rn, <EAd>

## **Operand Size**

Byte

	BTST											
Co	Condition Code											
	Ι		Н		Ν	Ζ	V	С				
	_		_	_		$\Leftrightarrow$						
I:	Previ	ous	value	rema	ains	unch	ange	d.				
H:	Previ	ousv	value	rema	ains	unch	ange	d.				
N:	Previ	ous	value	rema	ains	unch	ange	d.				
Z:	Set to	o 1 w	hen t	the sp	pecif	ied b	it is a	zero;				
	other	wise	clear	red to	o 0.							

- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

## Description

This instruction tests a specified bit in a general register or memory location and sets or clears the Zero flag accordingly. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit general register. The operation is shown schematically below.



The value of the specified bit is not altered.

## **BTST** (bit test)

Addressing mode	Mnom	Operande		Instruction code							
mode	winem.	Operands	1st k	oyte	2nd byte	3rd byte		4th byte		states	
Register direct	BTST	#xx:3, Rd	7	3	0 IMM rd					2	
Register indirect	BTST	#xx:3,@Rd	7	С	0 rd 0	7	3	0 IMM	0	6	
Absolute address	BTST	#xx:3,@aa:8	7	E	abs	7	3	0 IMM	0	6	
Register direct	BTST	Rn, Rd	6	3	rn rd					2	
Register indirect	BTST	Rn, @Rd	7	С	0 rd 0	6	3	rn	0	6	
Absolute address	BTST	Rn, @aa:8	7	E	abs	6	3	rn	0	6	

### 2.2.21 BXOR (bit exclusive OR)

#### Operation

 $C \oplus (\langle Bit No. \rangle of \langle EAd \rangle) \rightarrow C$ 

Assembly-Language Format BXOR #xx:3, <EAd>

## **Operand Size**

Byte

DR)							BX	OR
Со	nditio	n C	ode					
С	I		Η		Ν	Ζ	V	C
							—	Ţ
I:	Previo	ous	value	e rem	ains	uncł	nange	ed.
H:	Previo	ous	value	e rem	ains	uncł	nange	ed.
N:	Previo	ous	value	e rem	ains	uncł	nange	ed.
Z:	Previo	ous	value	e rem	ains	uncł	nange	ed.
V:	Previo	ous	value	e rem	ains	uncł	nange	ed.
C:	Exclu	sive	e-OR	ed w	ith tł	ne sp	ecifi	ed bit.

## Description

This instruction exclusive-ORs a specified bit with the carry flag and places the result in the carry flag. The specified bit can be located in a general register or memory. The bit number is specified by 3-bit immediate data. The operation is shown schematically below.

Bit No.

 $\langle EAd \rangle^* \rightarrow Byte data in register or memory$ 



The value of the specified bit is not changed.

### **Instruction Formats and Number of Execution States**

Addressing mode	Mnom	Operanda		Instruction code							
	winem.	Operatios	1st b	oyte	2nd byte	3rd byte	4th byte	states			
Register direct	BXOR	#xx:3, Rd	7	5	0 IMM rd			2			
Register indirect	BXOR	#xx:3,@Rd	7	С	0 rd 0	7 5	0 IMM 0	6			
Absolute address	BXOR	#xx:3,@aa:8	7	E	abs	7 5	0 IMM 0	6			

## 2.2.22 (1) CMP (compare) (byte)

## Operation

Rd – (EAs); set condition code

**Assembly-Language Format** 

CMP.B <EAs>, Rd

## **Operand Size**

Byte

## **Condition Code**

Ι	Η	Ν	Ζ	V	С
	$\Leftrightarrow$	$\Rightarrow$	$\Rightarrow$	$\Leftrightarrow$	$\Rightarrow$

- I: Previous value remains unchanged.
- H: Set to 1 when there is a borrow from bit 3; otherwise cleared to 0.
- N: Set to 1 when the result is negative; otherwise cleared to 0.
- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Set to 1 when an overflow occurs; otherwise cleared to 0.
- C: Set to 1 when there is a borrow from bit7; otherwise cleared to 0.

## Description

This instruction subtracts an 8-bit source register or immediate data from an 8-bit destination register and sets the condition code flags according to the result. The destination register is not altered.

## **Instruction Formats and Number of Execution States**

Addressing mode	Mnom	Operands		Instruction code						
	Minem.		1st b	yte	2nd byte	3rd byte	4th byte	states		
Immediate	CMP.B	#xx:8,Rd	А	rd	IMM			2		
Register direct	CMP.B	Rs, Rd	1	С	rs rd			2		

CMP
### 2.2.22 (2) CMP (compare) (word)

### Operation

Rd-Rs; set condition code

### **Assembly-Language Format**

CMP.W Rs, Rd

### **Operand Size**

Word

### **Condition Code**

Ι	Η	Ν	Ζ	V	С
	$\Rightarrow$	$\Rightarrow$	$\Rightarrow$	$\updownarrow$	$\Rightarrow$

- I: Previous value remains unchanged.
- H: Set to 1 when there is a borrow from bit 11; otherwise cleared to 0.
- N: Set to 1 when the result is negative; otherwise cleared to 0.
- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Set to 1 when an overflow occurs; otherwise cleared to 0.
- C: Set to 1 when there is a borrow from bit 15; otherwise cleared to 0.

### Description

This instruction subtracts a source register from a destination register and sets the condition code flags according to the result. The destination register is not altered.

Addressing mode	Mnom	Operands		No. of			
	Minem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	CMP.W	Rs, Rd	1 D	0 rs 0 rd			2

### 2.2.23 DAA (decimal adjust add)

### Operation

Rd (decimal adjust)  $\rightarrow$  Rd

### **Assembly-Language Format**

DAA Rd

### **Operand Size**

Byte

							L	DAA	
Condition Code									
	Ι		Н		Ν	Ζ	V	С	
			*		↕	$\Leftrightarrow$	*	$\Rightarrow$	
I:	Prev	ious	valu	e rem	nains	unch	nang	ed.	
H:	Unp	redic	table						
N:	Set t	o 1 v	vhen	the a	ıdjus	ted r	esult	is	
	nega	tive;	othe	rwise	e clea	ared	to 0.		
Z:	Set t	o 1 v	vhen	the a	ıdjus	ted r	esult	is ze	ro;
	othe	rwise	e clea	ared t	o 0.				
V:	Unpredictable.								
~	~								_

C: Set to 1 when there is a carry from bit 7; otherwise left unchanged.

### Description

When the result of an addition operation performed by the ADD.B or ADDX instruction on 4bit BCD data is contained in an 8-bit general register and the carry and half-carry flags, the DAA instruction adjusts the result by adding H'00, H'06, H'60, or H'66 to the general register according to the table below.

Valid results are not assured if this instruction is executed under conditions other than those stated above.

	Status befor	Value	Resulting		
C flag	Upper nibble	H flag	Lower nibble	added	C flag
0	0 - 9	0	0 - 9	H'00	0
0	0 - 8	0	A - F	H'06	0
0	0 - 9	1	0 - 3	H'06	0
0	A - F	0	0 - 9	H'60	1
0	9 - F	0	A - F	H'66	1
0	A - F	1	0 - 3	H'66	1
1	0 - 2	0	0 - 9	H'60	1
1	0 - 2	0	A - F	H'66	1
1	0 - 3	1	0 - 3	H'66	1

## DAA (decimal adjust add)

Addressing mode	Mnom	Operands		No. of			
	winem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	DAA	Rd	0 F	0 rd			2

### 2.2.24 DAS (decimal adjust subtract)

### Operation

Rd (decimal adjust)  $\rightarrow$  Rd

## **Assembly-Language Format**

DAS Rd

## **Operand Size**

Byte

Condition	Code
-----------	------

Ι	Η	Ν	Ζ	V	С
	*	 $\Rightarrow$	$\leftrightarrow$	*	

- I: Previous value remains unchanged.
- H: Unpredictable.
- N: Set to 1 when the adjusted result is negative; otherwise cleared to 0.
- Z: Set to 1 when the adjusted result is zero; otherwise cleared to 0.
- V: Unpredictable.
- C: Previous value remains unchanged.

## Description

When the result of a subtraction operation performed by the SUB.B, SUBX, or NEG instruction on 4-bit BCD data is contained in an 8-bit general register and the carry and half-carry flags, the DAA instruction adjusts the result by adding H'00, H'FA, H'A0, or H'9A to the general register according to the table below.

Valid results are not assured if this instruction is executed under conditions other than those stated above.

	Status befor	Value	Resulting		
C flag	Upper nibble	H flag	Lower nibble	added	C flag
0	0-9	0	0 – 9	H'00	0
0	0 - 8	1	6 – F	H'FA	0
1	7 – F	0	0-9	H'A0	1
1	6 – F	1	6 – F	H'9A	1

## DAS (decimal adjust subtract)

Addressing mode	Mnom	Operands		No. of			
	winem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	DAS	Rd	1 F	0 rd			2

### Operation

 $Rd-1 \rightarrow Rd$ 

# Assembly-Language Format DEC Rd

## **Operand Size**

Byte

							D	DEC
C	Condit	ion C	Code					
	Ι		Н		Ν	Ζ	V	С
					€	€	€	
I:	Pre	vious	value	e rem	ains	unch	nang	ed.
Н	I: Pre	vious	value	e rem	ains	unch	nang	ed.
Ν	I: Set	to 1 v	when	the r	esult	is ne	egati	ve;
	othe	erwise	e clea	ared t	o 0.			
Z	: Set	to 1 v	when	the r	esult	is ze	ero;	
	othe	erwise	e clea	ared t	o 0.			
V	': Set	Set to 1 when an overflow occurs (the						s (the
	pre	previous value in Rd was H'80);						
	othe	erwise	e clea	ared t	o 0.			

C: Previous value remains unchanged.

## Description

This instruction decrements an 8-bit general register and places the result in the general register.

Addressing mode	Mnom	Operande		Instructi	on code		No. of
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	DEC	Rd	1 A	0 rd			2

2.2.26 DIVXU (divide extend as unsigned)	DIVXU					
Operation	Condition Code					
$Rd \div Rs \rightarrow Rd$	I H N Z V C					
Assembly-Language Format						
DIVXU Rs, Rd						
	I: Previous value remains unchanged.					
Operand Size	H: Previous value remains unchanged.					
Byte	N: Set to 1 when the divisor is negative; otherwise cleared to 0.					
	Z: Cleared to 0 when divisor $\neq$ 0; otherwise not guaranteed.					
	V: Previous value remains unchanged.					
	C: Previous value remains unchanged.					

This instruction divides a 16-bit general register by an 8-bit general register and places the result in the 16-bit general register. The quotient is placed in the lower byte. The remainder is placed in the upper byte. The operation is shown schematically below.



Valid results (Rd, N, Z) are not assured if division by zero is attempted or an overflow occurs. Division by zero is indicated in the Zero flag. Overflow can be avoided by the coding shown on the next page.

Addressing mode	Mnem.	Operande		No. of				
		Operanus	1st byt	е	2nd byte	3rd byte	4th byte	states
Register direct	DIVXU	Rs, Rd	5 1		rs 0 rd			14

### Note: DIVXU Overflow

Since the DIVXU instruction performs 16-bit  $\div$  8-bit  $\rightarrow$  8-bit division, an overflow will occur if the divisor byte is equal to or less than the upper byte of the dividend. For example, H'FFFF  $\div$  H'01  $\rightarrow$  H'FFFF causes an overflow. (The quotient has more than 8 bits.)

Overflows can be avoided by using a subprogram like the following. A work register is required.



2.2.27 EEPMOV (move	e data to EEPROM)	EEPMOV						
Operation		Condition Code						
if $R4L \neq 0$ then repeat @R5+ R4L -	$\rightarrow @R6+$ 1 $\rightarrow R4L$	I H N Z V C 						
until $R4L = 0$								
else next;		I: Previous value remains unchanged.						
		H: Previous value remains unchanged.						
Assembly-Language Fo	rmat	N: Previous value remains unchanged.						
EEPMOV		Z: Previous value remains unchanged.						
		V: Previous value remains unchanged.						
<b>Operand Size</b>		C: Previous value remains unchanged.						
—								

This instruction moves a block of data from the memory location specified in general register R5 to the memory location specified in general register R6. General register R4L gives the byte length of the block.

Data are transferred a byte at a time. After each byte transfer, R5 and R6 are incremented and R4L is decremented. When R4L reaches 0, the transfer ends and the next instruction is executed. No interrupt requests are accepted during the data transfer.

At the end of this instruction, R4L contains H'00. R5 and R6 contain the last transfer address +1.

The memory locations specified by general registers R5 and R6 are read before the block transfer is performed.

Addressing mode	Mnem.	Operands		Instruction code							
			1st b	1st byte 2nd byte 3rd byte 4th by				oyte	states		
	EEPMOV		7	В	5	C	5	9	8	F	9+4n*

### **Instruction Formats and Number of Execution States**

\* n is the initial value in R4L ( $0 \le n \le 255$ ). Although n bytes of data are transferred, memory is accessed 2(n+1) times, requiring 4(n+1) states.

### 2.2.28 INC (increment)

### Operation

 $Rd + 1 \rightarrow Rd$ 

Assembly-Language Format INC Rd

## **Operand Size**

Byte

Con	ditio	on C	ode				
	Ι		Н	Ν	Ζ	V	С
				$ \longleftrightarrow $	$\leftrightarrow$	$\Leftrightarrow$	

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Set to 1 when the result is negative; otherwise cleared to 0.
- Z: Set to 1 when the result is zero; otherwise cleared to 0.
- V: Set to 1 when an overflow occurs (the previous value in Rd was H'7F); otherwise cleared to 0.
- C: Previous value remains unchanged.

### Description

This instruction increments an 8-bit general register and places the result in the general register.

Addressing mode	Mnem.	Operands		No. of					
			1st k	oyte	2nd	byte	3rd byte	4th byte	states
Register direct	INC	Rd	0	A	0	rd			2

### 2.2.29 JMP (jump)

### Operation

 $(EAd) \rightarrow PC$ 

Assembly-Language Format

JMP <EA>

## **Operand Size**

								J	MP
	Co	nditi	on (	Code					
		Ι		Н		Ν	Ζ	V	С
						_			
									_
-	I:	Prev	vious	valu	e ren	nains	s unc	hang	ed.
	H:	Prev	vious	valu	e ren	nains	s unc	hang	ed.
	N:	Prev	vious	valu	e ren	nains	s unc	hang	ed.

Z: Previous value remains unchanged.

- V: Previous value remains unchanged.
- C: Previous value remains unchanged.

## Description

This instruction branches unconditionally to a specified destination address.

The destination address must be even.

Addressing	Mnom	Operande		Instruction code							
mode	Wittern.	Operands	1st b	yte	2nd	byte	3rd byte	4th byte	states		
Register indirect	JMP	@Rn	5	9	9 0 rn 0				4		
Absolute address	JMP	@aa:16	5	Α	0	0	a	ıbs.	6		
Memory indirect	JMP	@@aa:8	5	В	abs.				8		

2.2.30 JSR (Jump to subroutine)	JSR									
Operation	Condition Code									
$PC \rightarrow @-SP$	I H N Z V C									
$(EAd) \rightarrow PC$										
Assembly-Language Format	-									
JSR <ea></ea>	I: Previous value remains unchanged.									
	H: Previous value remains unchanged.									
Operand Size	N: Previous value remains unchanged.									
_	Z: Previous value remains unchanged.									
	V: Previous value remains unchanged.									
	C: Previous value remains unchanged.									

This instruction pushes the program counter onto the stack, then branches to a specified destination address. The program counter value pushed on the stack is the address of the instruction following the JSR instruction. The destination address must be even.

Addressing	Mnom	Operande		No. of						
mode	WINCITI.	Operando	1st b	yte	2nd	byte	3rd byte	4th byte	states	
Register indirect	JSR	@Rn	5	D	0 rn	0			6	
Absolute address	JSR	@aa:16	5	Е	0	0	a	abs.	8	
Memory indirect	JSR	@@aa:8	5	F	abs.				8	

## 2.2.31 LDC (load to control register)

### Operation

 $(EAs) \rightarrow CCR$ 

**Assembly-Language Format** 

LDC <EAs>, CCR

## **Operand Size**

Byte

egister)								Ι	<b>DC</b>
	Co	ndit	ion C	Code					
		Ι		Н		Ν	Ζ	V	С
		\$	\$	\$	\$	¢	¢	\$	\$
	т.	Loo	dad f		tha a	01140		mond	
	1:	Loa	ded I	rom	the s	ource	e ope	rand	•
	H:	Loa	ded f	rom	the s	ource	e ope	rand	•
	N:	Loa	ded f	rom	the s	ource	e ope	rand	•
	Z:	Loa	ded f	rom	the s	ource	e ope	rand	•
	V:	Loa	ded f	rom	the s	ource	e ope	rand	•
	C:	Loa	ded f	rom	the s	ource	e ope	rand	•

## Description

This instruction loads the source operand contents into the condition code register (CCR). Bits 4 and 6 are loaded as well as the flag bits.

No interrupt requests are accepted immediately after this instruction. All interrupts are deferred until after the next instruction.

Addressing	Mnem.	Operande		Instruction code							
mode		Operands	1st b	yte	2nd byte	3rd byte	4th byte	states			
Immediate	LDC	#xx:8, CCR	0	7	IMM			2			
Register direct	LDC	Rs, CCR	0	3	0 rs			2			

## 2.2.32 (1) MOV (move data) (byte)

### Operation

 $Rs \rightarrow Rd$ 

Assembly-Language Format MOV.B Rs, Rd

## **Operand Size**

Byte

Со	nditi	on C	code						
	Ι		Н		Ν	Ζ	V	С	
			_	_	$\updownarrow$	$\Rightarrow$	0		
I:	Prev	ious	valu	e ren	nains	uncl	hang	ed.	
H:	H: Previous value remains unchanged.								
N:	N: Set to 1 when the data value is negative;								
	othe	rwise	e clea	ared t	to 0.				

- Z: Set to 1 when the data value is zero; otherwise cleared to 0.
- V: Cleared to 0.
- C: Previous value remains unchanged.

### Description

This instruction moves one byte of data from a source register to a destination register and sets condition code flags according to the data value.

Addressing mode Mne	Mnom	Operanda		No. of			
mode	Mnem. Operands 1st by		1st byte	2nd byte 3rd byte		4th byte	states
Register direct	MOV.B	Rs, Rd	0 C	rs rd			2

### 2.2.32 (2) MOV (move data) (word) MOV **Operation Condition Code** $Rs \rightarrow Rd$ Ι Η Ν Ζ C V 1 1 0 **Assembly-Language Format** I: Previous value remains unchanged. MOV.W Rs, Rd H: Previous value remains unchanged. N: Set to 1 when the data value is negative; **Operand Size** otherwise cleared to 0. Word Z: Set to 1 when the data value is zero; otherwise cleared to 0. V: Cleared to 0. C: Previous value remains unchanged.

### Description

This instruction moves one word of data from a source register to a destination register and sets condition code flags according to the data value.

Addressing mode Mne	Mnom	Operande		No. of			
mode	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	MOV.W	Rs, Rd	0   D	0 rs 0 rd			2

### 2.2.32 (3) MOV (move data) (byte)

### Operation

 $(EAs) \rightarrow Rd$ 

**Assembly-Language Format** 

MOV.B <EAs>, Rd

### **Operand Size**

Byte

Ι	Η	Ν	Ζ	V	С
—	 	$\Leftrightarrow$	$\leftrightarrow$	0	

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Set to 1 when the data value is negative; otherwise cleared to 0.
- Z: Set to 1 when the data value is zero; otherwise cleared to 0.
- V: Cleared to 0.
- C: Previous value remains unchanged.

### Description

This instruction moves one byte of data from a source operand to a destination register and sets condition code flags according to the data value.

The MOV.B @R7+, Rd instruction should never be used, because it leaves an odd value in the stack pointer. See section 3.2.3 for details.

Addressing	Mnom	Operanda			Instruct	ion code		No. of
mode	winem.	Operands	1st I	oyte	2nd byte	3rd byte	4th byte	states
Immediate	MOV.B	#xx:8, Rd	F	rd	IMM			2
Register indirect	MOV.B	@RS, Rd	6	8	0 rs rd			4
Register indirect with displacement	MOV.B	@(d:16,Rs),Rd	6	E	0 rs rd		disp.	6
Register indirect with post-increment	MOV.B	@Rs+, Rd	6	с	0 rs rd			6
Absolute address	MOV.B	@aa:8, Rd	2	rd	abs			4
Absolute address	MOV.B	@aa:16, Rd	6	A	0 rd		abs.	6

### 2.2.32 (4) MOV (move data) (word)

### Operation

 $(EAs) \rightarrow Rd$ 

**Assembly-Language Format** 

MOV.W <EAs>, Rd

## **Operand Size**

Word

Coi	nditi	on C	ode					
	Ι		Н		Ν	Ζ	V	С
			_		$\Rightarrow$	$\Leftrightarrow$	0	

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Set to 1 when the data value is negative; otherwise cleared to 0.
- Z: Set to 1 when the data value is zero; otherwise cleared to 0.
- V: Cleared to 0.
- C: Previous value remains unchanged.

## Description

This instruction moves one word of data from a source operand to a destination register and sets condition code flags according to the data value.

If the source operand is in memory, it must be located at an even address.

MOV.W @R7+, Rd is identical in machine language to POP.W Rd.

Note that the LSIs in the H8/300L Series contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Addressing	Mnom	Operande			In	str	uctio	on code		No. of
mode	winem.	Operands	1st by	yte	2nd	by	⁄te	3rd byte	4th byte	states
Immediate	MOV.W	#xx:16, Rd	7	9	0	0	rd	I	IMM	
Register indirect	MOV.W	@RS, Rd	6	9	0 rs	0	rd			4
Register indirect with displacement	MOV.W	@(d:16,Rs),Rd	6	F	0 rs	0	rd		disp.	6
Register indirect with post-increment	MOV.W	@Rs+, Rd	6	D	0 rs	0	rd			6
Absolute address	MOV.W	@aa:16, Rd	6	В	0	0	rd		abs.	6

### 2.2.32 (5) MOV (move data) (byte)

### Operation

 $Rs \rightarrow (EAd)$ 

**Assembly-Language Format** 

MOV.B Rs, <EAd>

## **Operand Size**

Byte

Ι	Η	Ν	Ζ	V	С
		♦	$\leftrightarrow$	0	

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Set to 1 when the data value is negative; otherwise cleared to 0.
- Z: Set to 1 when the data value is zero; otherwise cleared to 0.
- V: Cleared to 0.
- C: Previous value remains unchanged.

### Description

This instruction moves one byte of data from a source register to memory and sets condition code flags according to the data value.

The MOV.B Rs, @–R7 instruction should never be used, because it leaves an odd value in the stack pointer. See section 3.2.3 for details.

The instruction MOV.B RnH, @-Rn or MOV.B RnL, @-Rn decrements register Rn, then moves the upper or lower byte of the decremented result to memory.

Addressing	Mnem	Operands			Inst	tructio	on code		No. of
mode	winem.	Operands	1st b	yte	2nd b	oyte	3rd byte 4th byte	4th byte	states
Register indirect	MOV.B	Rs, @Rd	6	8	1 rd	rs			4
Register indirect with displacement	MOV.B	Rs, @(d:16,Rd)	6	E	1 rd	rs	(	disp.	6
Register indirect with pre-decrement	MOV.B	Rs, @-Rd	6	с	1 rd	rs			6
Absolute address	MOV.B	Rs,@aa:8	3	rs	ab	s			4
Absolute address	MOV.B	Rs,@aa:16	6	Α	8	rs	i	abs.	6

### 2.2.32 (6) MOV (move data) (word)

### Operation

 $Rs \rightarrow (EAd)$ 

**Assembly-Language Format** 

MOV.W Rs, <EAd>

## **Operand Size**

Word

<b>Condition</b> (	Code
--------------------	------

Ι	Η	Ν	Ζ	V	С
	 	$\Rightarrow$	$\leftrightarrow$	0	

- I: Previous value remains unchanged.
- H: Previous value remains unchanged.
- N: Set to 1 when the data value is negative; otherwise cleared to 0.
- Z: Set to 1 when the data value is zero; otherwise cleared to 0.
- V: Cleared to 0.
- C: Previous value remains unchanged.

### Description

This instruction moves one word of data from a general register to memory and sets condition code flags according to the data value.

The destination address in memory must be even.

MOV.W Rs, @-R7 is identical in machine language to PUSH.W Rs.

The instruction MOV.W Rn, @–Rn decrements register Rn by 2, then moves the decremented result to memory.

Note that the LSIs in the H8/300L Series contain on-chip peripheral modules for which access in word size is not possible. Details are given in the applicable hardware manual.

Addressing	Mnom	Operande			No. of				
mode	winem.	Operatios	1st b	yte	2nd byte	3rd byte	4th byte	states	
Register indirect	MOV.W	Rs, @Rd	6	9	1 rd 0 rs			4	
Register indirect with displacement	MOV.W	Rs, @(d:16, Rd)	6	F	1 rd 0 rs	disp.		6	
Register indirect with pre-decrement	MOV.W	Rs, @-Rd	6	D	1 rd 0 rs			6	
Absolute address	MOV.W	Rs, @aa:16	6	В	8 0 rs	a	bs.	6	

2.2.33 MULXU (multiply extend as unsign	ned) MULXU
Operation	Condition Code
$Rd \times Rs \rightarrow Rd$	I H N Z V C
Assembly-Language Format	
MULXU Rs, Rd	I: Previous value remains unchanged.
	H: Previous value remains unchanged.
	N: Previous value remains unchanged.
Operand Size	Z: Previous value remains unchanged.
Byte	V: Previous value remains unchanged.
	C: Previous value remains unchanged.

This instruction performs 8-bit  $\times$  8-bit  $\rightarrow$  16-bit multiplication. It multiplies a destination register by a source register and places the result in the destination register. The source register is an 8-bit register. The destination register is a 16-bit register containing the data to be multiplied in the lower byte. (The upper byte is ignored). The result is placed in both bytes of the destination register. The operation is shown schematically below.



The multiplier can occupy either the upper or lower byte of the source register.

Addressing mode	Mnom	Operande		No. of				
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states	
Register direct	MULXU	Rs, Rd	5 0	rs 0 rd			14	

### Operation

 $0 - \mathrm{Rd} \rightarrow \mathrm{Rd}$ 

## Assembly-Language Format

NEG Rd

## **Operand Size**

Byte

								N	EG					
	Co	ndition	dition Code											
		Ι		Н		Ν	Ζ	V	С					
_		—		\$		\$	\$	\$	$\updownarrow$					
	I:	Previo	us va	alue r	emai	ns u	ncha	nged						
_	H:	Set to	et to 1 when there is a borrow from bit											
		3; othe	otherwise cleared to 0.											
	N:	Set to	et to 1 when the result is negative;											
		otherw	therwise cleared to 0.											
	Z:	Set to	1 wh	en th	e res	ult is	s zero	о;						
		otherw	vise c	eleare	ed to	0.								
	V:	Set to	1 wh	en ar	1 ove	rflov	v occ	urs (	the					
		previo	us co	onten	ts of	the d	lestir	natio	n					
		registe	r wa	s H'8	0); o	therv	vise	clear	red to					
		0.												
	C:	Set to	1 wh	en th	ere i	s a b	orrov	w fro	m bit					
		7 (the ]	previ	ious (	conte	nts c	of the	•						
		destina	ntion	regis	ster v	vas n	ot H	'00);						

otherwise cleared to 0.

## Description

This instruction replaces the contents of an 8-bit general register with its two's complement (subtracts the register contents from H'00).

If the original contents of the destination register was H'80, the register value remains H'80 and the overflow flag is set.

Addressing mode	Mnom	Operands		No. of				
	WITETT.	Operands	1st byte	2nd byte	3rd byte	4th byte	states	
Register direct	NEG	Rd	1 7	8 rd			2	

### Operation

 $PC + 2 \rightarrow PC$ 

### **Assembly-Language Format**

NOP

## **Operand Size**

Cor	nditi	on C	ode					
	Ι		Н		Ν	Ζ	V	С
	_		_		_	_		

I: Previous value remains unchanged.

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

### Description

This instruction only increments the program counter, causing the next instruction to be executed. The internal state of the CPU does not change.

Addressing	Mnom Operands			Instruction code						
mode	Minem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states			
	NOP		0 0	0 0			2			

Operation	Condition Code									
$\neg \operatorname{Rd} \rightarrow \operatorname{Rd}$	I H N Z V C									
Assembly-Language Format	$ \downarrow \downarrow \downarrow \downarrow 0$									
NOT Rd										
	I: Previous value remains unchanged.									
Operand Size	H: Previous value remains unchanged.									
Byte	N: Set to 1 when the result is negative;									
	otherwise cleared to 0.									
	Z: Set to 1 when the result is zero;									
	otherwise cleared to 0.									
	V: Cleared to 0.									
	C: Previous value remains unchanged.									

This instruction replaces the contents of an 8-bit general register with its one's complement (subtracts the register contents from H'FF).

### **Instruction Formats and Number of Execution States**

Addressing mode	Mnom	Operands		No. of					
	winem.	Operatios	1st l	oyte	2nd	byte	3rd byte	4th byte	states
Register direct	NOT	Rd	1	7	0 rd				2

## **2.2.36** NOT (NOT = logical complement)

## 2.2.37 OR (inclusive OR logical)

### Operation

 $Rd \lor (EAs) \rightarrow Rd$ 

**Assembly-Language Format** 

 $\mathsf{OR} \ <\!\! EAs\!\!>\!\!, Rd$ 

## **Operand Size**

Byte

	Co	nditi	on C	ode					
		Ι		Н		N	Ζ	V	(
-						↕	$\leftrightarrow$	0	
	I:	Prev	ious	valu	e rem	nains	uncł	nang	ed
_	H:	Prev	ious	valu	e rem	nains	unch	nang	ed
_	N:	Set t	o 1 v	when	the r	esult	t is no	egati	ve

Z: Set to 1 when the result is zero; otherwise cleared to 0.

otherwise cleared to 0.

- V: Cleared to 0.
- C: Previous value remains unchanged.

### Description

This instruction ORs the source operand with the contents of an 8-bit general register and places the result in the general register.

Addressing mode	Mnem.	Operands		Instruction code							
		Operands	1st b	yte	2nd	2nd byte 3rd byte 4th by			states		
Immediate	OR	#xx:8, Rd	С	rd	IMM				2		
Register direct	OR	Rs, Rd	1	4	rs rd				2		

2.2.38 ORC (inclusive OR control register)									0	RC
Operation	Condition Code									
$CCR \lor \#IMM \rightarrow CCR$		_	Ι	-	Н		N	Ζ	V	С
			\$	\$	€	\$	\$	\$	\$	\$
Assembly-Language Format		_		,				, i		<u> </u>
ORC #xx:8, CCR	I:	0	Red	l wit	h bit	7 of	the i	mme	diate	e data.
	H:	0	Red	l wit	h bit	5 of	the i	mme	diate	e data.
Operand Size	N:	0	Red	l wit	h bit	3 of	the i	mme	diate	e data.
Byte	Z:	0	Red	l wit	h bit	2 of	the i	mme	diate	e data.
	V:	0	Red	l wit	h bit	1 of	the i	mme	diate	e data.
	C:	0	Red	l wit	h bit	0 of	the i	mme	diate	data.

This instruction ORs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are ORed as well as the flag bits. No interrupt requests are accepted immediately after this instruction. All interrupts are deferred until after the next instruction.

Addressing	Mnem	Operands		Instruction code						
mode	Wittern.	Operands	1st byte		2nd byte	3rd byte	4th byte	states		
Immediate	ORC	#xx:8, CCR	0	4	IMM			2		

## 2.2.39 POP (pop data)

## Operation

 $@SP+ \rightarrow Rn$ 

Assembly-Language Format

## **Operand Size**

Word

								]	POP	
C	Cor	nditi	on C	Code						
		Ι		Н		Ν	Ζ	V	С	
						$\updownarrow$	$\Rightarrow$	0		
I	:	Prev	ious	valu	e ren	nains	uncl	hang	ed.	
H	I:	Prev	ious	valu	e ren	nains	uncl	hang	ed.	
Ν	J:	Set t	o 1 v	when	the c	lata	value	e is n	egativ	ve;
		othe	rwise	e clea	ared t	to 0.				
Z	<u>Z:</u>	Set t	o 1 v	when	the c	lata	value	e is z	ero;	
		othe	rwise	e clea	ared t	to 0.				
V	/:	Clea	red t	to 0.						
C	7:	Prev	ious	valu	e ren	nains	uncl	hang	ed.	

### Description

This instruction pops data from the stack to a 16-bit general register and sets condition code flags according to the data value.

POP.W Rn is identical in machine language to MOV.W @SP+, Rn.

Addressing	Mnom	Operando		No. of				
mode	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states	
	POP	Rd	6 D	7 0 rn			6	

2.2.40 PUSH (push data)	PUSH
Operation	Condition Code
$Rn \rightarrow @-SP$	I H N Z V C
Assembly-Language Format	
PUSH Rn	
	I: Previous value remains unchanged.
Operand Size	H: Previous value remains unchanged.
Word	N: Set to 1 when the data value is negative;
	otherwise cleared to 0.
	Z: Set to 1 when the data value is zero;
	otherwise cleared to 0.
	V: Cleared to 0.
	C: Previous value remains unchanged.

This instruction pushes data from a 16-bit general register onto the stack and sets condition code flags according to the data value.

PUSH.W Rn is identical in machine language to MOV.W Rn, @-SP.

Addressing	Mnom	Operanda		No. of				
mode	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states	
	PUSH	Rs	6 D	F 0 rn			6	

### 2.2.41 ROTL (rotate left)

## Operation

Rd (rotated left)  $\rightarrow$  Rd

### **Assembly-Language Format**

ROTL Rd

## **Operand Size**

Byte

								R	OTL
	Co	ndit	ion (	Code					
		Ι		Н		Ν	Ζ	V	С
_						↕	$\updownarrow$	0	$\uparrow$
	I:	Pre	vious	s valu	le rer	nain	s unc	chang	ged.
_	H:	Pre	vious	s valu	le rer	nain	s unc	chang	ged.
	N:	Set	to 1	wher	the	resu	lt is 1	negat	ive;
		othe	erwis	se cle	ared	to 0.			
	Z:	Set	to 1	wher	the	resu	lt is z	zero;	
		othe	erwis	se cle	ared	to 0.			
	V:	Cle	ared	to 0.					
	C:	Rec	eive	s the	previ	ious	value	e in t	oit 7.

## Description

This instruction rotates an 8-bit general register one bit to the left. The most significant bit is rotated to the least significant bit, and also copied to the carry flag.

The operation is shown schematically below.



Addressing	Mnom	Operanda		No. of				
mode Minem. Operand		Operatios	1st byte	2nd byte	3rd byte	4th byte	states	
Register direct	ROTL	Rd	1 2	8 rd			2	

## 2.2.42 ROTR (rotate right)

### Operation

Rd (rotated right)  $\rightarrow$  Rd

## **Assembly-Language Format**

ROTR Rd

## **Operand Size**

Byte

				R	DTR
Co	ndition Code				
	I H	N	Ζ	V	С
		_ \$	\$	0	$\updownarrow$
I:	Previous value	e remains	uncł	nang	ed.
H:	Previous value	e remains	uncł	nang	ed.
N:	Set to 1 when	the result	t is n	egati	ve;
	otherwise clea	red to 0.			
Z:	Set to 1 when	the result	t is ze	ero;	
	otherwise clea	red to 0.			
V:	Cleared to 0.				
C:	Receives the p	previous v	value	in b	it 0.

## Description

This instruction rotates an 8-bit general register one bit to the right. The least significant bit is rotated to the most significant bit, and also copied to the carry flag.

The operation is shown schematically below.



Addressing		Mnem Operands		Instruction code						
mode	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states			
Register direct	ROTR	Rd	1 3	8 rd			2			

2.2.43 ROTXL (rotate with extend carry left)						ROTXL				
Operation	Condition Code									
Rd (rotated with carry left) $\rightarrow$ Rd	Ι		Н		N	Ζ	V	С		
Assembly-Language Format	_	-	—		\$	\$	0	€		
ROTXL Rd										
	I: Pre	evious	valu	e ren	nains	s unc	hang	ged.		
Operand Size	H: Previous value remains unchanged.									
Byte	N: Set	t to 1	when	the 1	esul	t is n	negat	ive;		
	oth	nerwis	e clea	ared	to 0.					
	Z: Set	t to 1	when	the 1	esul	t is z	ero;			
	oth	nerwis	e clea	ared	to 0.					
	V: Cle	eared	to 0.							
	C: Re	ceives	the	previ	ous	value	e in t	oit 7.		

This instruction rotates an 8-bit general register one bit to the left through the carry flag. The carry flag is rotated into the least significant bit of the register. The most significant bit rotates into the carry flag.

The operation is shown schematically below.



Addressing		Operande		Instruction code						
mode	winem.	Operanus	1st byte		2nd byte		3rd byte	4th byte	states	
Register direct	ROTXL	Rd	1	2	0	rd			2	

2.2.44 ROTXR (rotate with extend carr	y right) ROTXR
Operation	Condition Code
Rd (rotated with carry right) $\rightarrow$ Rd	I H N Z V C
Assembly-Language Format	
ROTXR Rd	
	I: Previous value remains unchanged.
Operand Size	H: Previous value remains unchanged.
Byte	N: Set to 1 when the result is negative; otherwise cleared to 0.
	Z: Set to 1 when the result is zero; otherwise cleared to 0.
	V: Cleared to 0.
	C: Receives the previous value in bit 0.

This instruction rotates an 8-bit general register one bit to the right through the carry flag. The least significant bit is rotated into the carry flag. The carry flag rotates into the most significant bit.

The operation is shown schematically below.



Addressing mode	Mnom	Operands		No. of			
	winem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	ROTXR	Rd	1 3	0 rd			2

2.2.45 RTE (return from exception)						RTE
Operation	Condition	n Code				
$@SP+ \rightarrow CCR$	I	Н		N 7	v	С
$@SP+ \rightarrow PC$	↓ ↓		\$	↓ ↓	\$	\$
Assembly-Language Format						
RTE	I: Restor	red from	stacl	k.		
	H: Restor	red from	stacl	k.		
Operand Size	N: Restor	ed from	stacl	k.		
	Z: Restor	ed from	stacl	<b>K</b> .		
	V: Restor	ed from	stacl	k.		
	C: Restor	ed from	stacl	k.		

This instruction returns from an exception-handling routine. It pops the condition code register (CCR) and program counter (PC) from the stack. Program execution continues from the address restored to the program counter.

The CCR and PC contents at the time of execution of this instruction are lost.

The CCR is one byte in size, but it is popped from the stack as a word (in which the lower 8 bits are ignored). This instruction therefore adds 4 to the value of the stack pointer (R7).

Addressing mode	Mnom	Operands		No. of			
	when.		1st byte	2nd byte	3rd byte	4th byte	states
	RTE		5 6	7 0			10

2.2.46 R1S (return from subroutine)		K15									
Operation	Condition Code										
$@SP+ \rightarrow PC$		Z V C									
Assembly-Language Format											
RTS											
	I: Previous value remains	s unchanged.									
Operand Size	H: Previous value remains	s unchanged.									
	N: Previous value remains	s unchanged.									
	Z: Previous value remains	s unchanged.									
	V: Previous value remains	s unchanged.									

## C: Previous value remains unchanged.

## Description

This instruction returns from a subroutine. It pops the program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The PC contents at the time of execution of this instruction are lost.

### **Instruction Formats and Number of Execution States**

Addressing mode	Mnom Operands			No. of			
	Minem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states
	RTS		5 4	7 0			8

### 2 16 DTS (not .... £ 1 - - \

97

## 2.2.47 SHAL (shift arithmetic

### Operation

Rd (shifted arithmetic left )  $\rightarrow$  I

## **Assembly-Language Format**

SHAL Rd

### **Operand Size**

Byte

c left)								SI	HAL		
	Co	nditi	ion C	Code							
Rd		Ι		Н		N	Ζ	V	С		
						$\updownarrow$	$\updownarrow$	$\updownarrow$	$\updownarrow$		
	I:	Prev	vious	valu	e ren	nains	uncl	hang	ed.		
	H: Previous value remains unchanged.										
	N: Set to 1 when the result is negative;										
		othe	erwise	e clea	ared	to 0.					
	Z:	Set	to 1 v	when	the 1	esul	t is z	ero;			
		othe	rwise	e clea	ared	to 0.					
	V:	Set	to 1 v	when	an o	verfl	ow c	occur	s;		
		othe	rwise	e clea	ared	to 0.					
	C:	Rec	eives	the p	previ	ous v	alue	in b	it 7.		

## Description

This instruction shifts an 8-bit general register one bit to the left. The most significant bit shifts into the carry flag, and the least significant bit is cleared to 0.

The operation is shown schematically below.



The SHAL instruction is identical to the SHLL instruction except for its effect on the overflow (V) flag.

Addressing mode	Mnom	Operands		No. of				
	winem.		1st byte	2nd b	yte	3rd byte	4th byte	states
Register direct	SHAL	Rd	1 0	8	rd			2

## 2.2.48 SHAR (shift arithmetic right)

### Operation

Rd (shifted arithmetic right )  $\rightarrow$  Rd

Assembly-Language Format

SHAR Rd

## **Operand Size**

Byte

t)								SH	AR		
	Co	nditi	on C	ode							
		Ι		Н		Ν	Ζ	V	С		
						\$	€	0	¢		
	I:	Prev	ious	value	e rem	ains	unch	nange	ed.		
	H:	Prev	ious	value	e rem	ains	unch	nange	ed.		
	N:	Set t	o 1 v	vhen	the r	esult	is ne	egativ	ve;		
		othe	rwise	e clea	red to	o 0.					
	Z:	Set t	Set to 1 when the result is zero;								
		othe	rwise	e clea	red to	o 0.					
	V:	Clea	red t	o 0.							
	C:	Rece	eives	the p	revio	ous v	alue	in bi	t 0.		

### Description

This instruction shifts an 8-bit general register one bit to the right. The most significant bit remains unchanged. The sign of the result does not change. The least significant bit shifts into the carry flag.

The operation is shown schematically below.



Addressing mode	Mnom	Operands		No. of			
	winem.		1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SHAR	Rd	1 1	8 rd			2

### 2.2.49 SHLL (shift logical left)

### Operation

Rd (shifted logical left )  $\rightarrow$  Rd

## **Assembly-Language Format**

SHLL Rd

## **Operand Size**

Byte

							SH	LL	
Co	nditio	on Co	ode						
	Ι		Н		Ν	Ζ	V	С	
					$\updownarrow$	$\leftrightarrow$	0	$\Rightarrow$	
									-
I:	Previ	ious	value	e rem	ains	unch	ange	ed.	
H:	Previ	ious	value	e rem	ains	unch	ange	ed.	
N:	Set to	5 1 w	hen	the re	esult	is ne	egativ	ve;	
	other	wise	clea	red to	o 0.				
Z:	Set to	5 1 w	hen	the re	esult	is ze	ero;		
	other	wise	clea	red to	o 0.				
V:	Clear	red to	o 0.						
C:	Rece	ives	the p	revio	ous v	alue	in bi	t 0.	

## Description

This instruction shifts an 8-bit general register one bit to the left. The least significant bit is cleared to 0. The most significant bit shifts into the carry flag.

The operation is shown schematically below.



The SHLL instruction is identical to the SHAL instruction except for its effect on the overflow (V) flag.

Addressing mode	Mnem.	Operands		No. of			
			1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SHLL	Rd	1 0	0 rd			2
#### 2.2.50 SHLR (shift logical right)

# Operation

Rd (shifted logical right )  $\rightarrow$  Rd

# Assembly-Language Format SHLR Rd

# **Operand Size**

Byte

								SH	LR
(	Co	nditio	on Co	ode					
		Ι		Н		N	Z	V	С
			_		_	$\Leftrightarrow$	\$	0	\$
]	[:	Previ	ous	value	rem	ains	unch	ange	ed.
]	H:	Previ	ous	value	rem	ains	unch	ange	ed.
]	N:	Set to	5 1 w	hen	the re	esult	is ne	gativ	/e;
		other	wise	clea	red to	o 0.			
7	Z:	Set to	5 1 w	hen	the re	esult	is ze	ro;	
		other	wise	clea	red to	o 0.			
•	V:	Clear	red to	o 0.					
(	C:	Rece	ives	the p	revio	us v	alue	in bi	t 0.

### Description

This instruction shifts an 8-bit general register one bit to the right. The most significant bit is cleared to 0. The least significant bit shifts into the carry flag.

The operation is shown schematically below.



Addressing mode	Mnom	Operands		Instructi	on code		No. of
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	No. of states
Register direct	SHLR	Rd	1 1	0 rd			2

#### 2.2.51 SLEEP (sleep)

#### Operation

Program execution state  $\rightarrow$  powerdown mode

#### **Assembly-Language Format**

SLEEP

#### **Operand Size**

							SLI	EEP
Condition Code								
	Ι		Н		Ν	Ζ	V	С
I: H:	Prev Prev	ious ious	value value	e rem e rem	ains ains	uncł uncł	nango nango	ed. ed.
N:	Prev	ious	value	e rem	ains	uncł	nange	ed.
Z:	Prev	ious	value	e rem	ains	uncł	nange	ed.
V:	Prev	ious	value	e rem	ains	unch	nange	ed.
							0	

C: Previous value remains unchanged.

#### Description

When the SLEEP instruction is executed, the CPU enters a power-down mode. Its internal state remains unchanged, but the CPU stops executing instructions and waits for an exception-handling request (interrupt or reset). When it receives an exception-handling request, the CPU exits the power-down mode and begins the exception-handling sequence.

If the interrupt mask (I) bit is set to 1, the power-down mode can be released only by a nonmaskable interrupt (NMI) or reset.

For information about the power-down modes, see the applicable hardware manual.

Addressing mode	Mnom	Operande	Instruction code				No. of	
	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states	
	SLEEP		0 1	8 0			2	

2.2.52 STC (store from control register)	STC				
Operation	Condition Code				
$CCR \rightarrow Rd$	I H N Z V C				
Assembly-Language Format					
STC CCR, Rd					
	I: Previous value remains unchanged.				
Operand Size	H: Previous value remains unchanged.				
Byte	N: Previous value remains unchanged.				
2	Z: Previous value remains unchanged.				
	V: Previous value remains unchanged.				
	C: Previous value remains unchanged.				

This instruction copies the condition code register (CCR) to a specified general register. Bits 6 and 4 are copied as well as the flag bits.

Addressing mode	Mnom	Operande		Instruct	ion code		No. of
	winem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	STC	CCR, Rd	0 2	0 rd			2

#### 2.2.53 (1) SUB (subtract binary) (byte)

#### Operation

 $Rd - Rs \rightarrow Rd$ 

Assembly-Language Format

SUB.B Rs, Rd

#### **Operand Size**

Byte

								<b>DOD</b>
	Co	ndition (	Code					
		Ι	Н		N	Ζ	V	С
_			\$	—	$\updownarrow$	€	\$	$\updownarrow$
	I:	Previous	valu	e ren	nains	uncl	hang	ed.
	H:	Set to 1 v	when	there	e is a	bori	ow f	from
		bit 3; oth	erwi	se cle	eared	l to 0		
	N:	Set to 1 v	when	the r	esul	t is n	egati	ve;
		otherwise	e clea	ared t	to 0.			
	Z:	Set to 1 v	when	the r	esul	t is z	ero;	
		otherwise	e clea	ared 1	to 0.			
	V:	Set to 1 v	when	an o	verfl	ow o	occur	s;
		otherwise	e clea	ared 1	to 0.			
	C:	Set to 1 v	when	there	e is a	bori	row f	from
		bit 7: oth	erwi	se cle	eared	l to 0		

#### Description

This instruction subtracts an 8-bit source register from an 8-bit destination register and places the result in the destination register.

Only register direct addressing is supported. To subtract immediate data it is necessary to use the SUBX.B instruction, first setting the zero flag to 1 and clearing the carry flag to 0.

The following codings can also be used to subtract nonzero immediate data.

(1)	ORC	#H'05,	CCR	(2)	ADD	#(0 – Imn	n), Rd
	SUBX	#(Imm –	1), Rd		XORC	#H'01,	CCR

Addressing	Mnom	Operande		Instructi	on code		No. of
mode	winem.	Operatios	1st byte	2nd byte	3rd byte	4th byte	No. of states
Register direct	SUB.B	Rs, Rd	1 8	rs rd			2

2.2.53 (2) SUB (subtract binary) (word)	SUB	\$					
Operation	Condition Code						
$Rd - Rs \rightarrow Rd$	I H N Z V C	٦					
Assembly-Language Format							
SUB.W Rs, Rd	I: Previous value remains unchanged.						
Operand Size	H: Set to 1 when there is a borrow from	l					
Word	bit 11; otherwise cleared to 0.						
	N: Set to 1 when the result is negative; otherwise cleared to 0.						
	Z: Set to 1 when the result is zero; otherwise cleared to 0.						
	V: Set to 1 when an overflow occurs; otherwise cleared to 0.						
	C: Set to 1 when there is a borrow from	1					
	bit 15; otherwise cleared to 0.						

This instruction subtracts a 16-bit source register from a 16-bit destination register and places the result in the destination register.

Addressing mode	Mnom	Operanda		Instructi	on code		No. of
	ivinem.	Operands	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SUB.W	Rs, Rd	1 9	0 rs 0 rd			2

2.2.54 SUBS (subtract with sign extension)		SUBS					
Operation	<b>Condition Code</b>						
$Rd - 1 \rightarrow Rd$	I H N	ZVC					
$Rd - 2 \rightarrow Rd$							
Assembly-Language Format							
SUBS #1, Rd	I: Previous value remains unchanged.						
SUBS #2, Rd	H: Previous value remain	s unchanged.					
	N: Previous value remain	s unchanged.					
Operand Size	Z: Previous value remain	s unchanged.					
Word	V: Previous value remain	s unchanged.					
	C: Previous value remain	s unchanged.					

This instruction subtracts the immediate value 1 or 2 from word data in a general register. Unlike the SUB instruction, it does not affect the condition code flags.

The SUBS instruction does not permit byte operands.

Addressing	Mnom	Operanda		Instructi	on code		No. of
mode	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states
Register direct	SUBS	#1, Rd	1 B	0 0 rd			2
Register direct	SUBS	#2, Rd	1 B	8 0 rd			2

2.2.55 SUBX (subtract with extend carry)		SUBX
Operation	Condition Code	
$Rd - (EAs) - C \rightarrow Rd$	I H N Z V	V C
Assembly-Language Format	$\lfloor - \rfloor - \rfloor \downarrow \rfloor - \lfloor \downarrow \rfloor \downarrow \downarrow \downarrow \downarrow$	× +
SUBX <eas>, Rd</eas>		
Operand Size		
Byte	I: Previous value remains unchar	nged.
5	H: Set to 1 if there is a borrow from	om bit 3;
	otherwise cleared to 0.	
	N: Set to 1 when the result is neg	ative;
	otherwise cleared to 0.	
	Z: Previous value remains unchar	nged when
	the result is zero; otherwise cle	eared to 0.
	V: Set to 1 when an overflow occ	urs;
	otherwise cleared to 0.	

This instruction subtracts the source operand and carry flag from the contents of an 8-bit general register and places the result in the general register.

Addressing	Mnom	Operanda			Instructi	on code		No. of
mode	winem.	Operanus	1st b	yte	2nd byte	3rd byte	4th byte	states
Immediate	SUBX	#xx:8, Rd	В	rd	IMM			2
Register direct	SUBX	Rs, Rd	1	Е	rs rd			2

#### 2.2.56 XOR (exclusive OR logical)

#### Operation

 $Rd \oplus (EAs) \rightarrow Rd$ 

**Assembly-Language Format** 

XOR < EAs>, Rd

# **Operand Size**

Byte

Co	ndition C	Code					
	Ι	Н		Ν	Ζ	V	С
		_		$\updownarrow$	$\Rightarrow$	0	_
I:	Previous	valu	e ren	nains	unc	hang	ged.
H:	Previous	valu	e ren	nains	uncl	nang	ed.
N:	Set to 1 v	when	the r	esult	is n	egati	ive;
	otherwise	e clea	ared t	o 0.			
Z:	Set to 1 v	when	the r	esult	is zo	ero;	
	otherwise	e clea	ared t	to 0.			
V:	Cleared t	to 0.					
C:	Previous	valu	e ren	nains	uncl	nang	ed.

#### Description

This instruction exclusive-ORs the source operand with the contents of an 8-bit general register and places the result in the general register.

Addressing	Mnom	Operande			In	structi	on code		No. of		
mode	winem.	Operatios	1st b	yte	2nd b	yte	3rd byte	4th byte	states		
Immediate	XOR	#xx:8, Rd	D	rd	IN	ЛМ			2		
Register direct	XOR	Rs, Rd	1	5	rs rd		rs rd				2

2.2.57 XORC (exclusive OR control register	•)							XC	DRC
Operation	Co	onditi	ion (	Code					
$CCR \oplus \#IMM \to CCR$		Ι	1	Н	1	N	Z	V	С
Assembly-Language Format		\$	\$	¢	\$	\$	\$	\$	\$
XORC #xx:8, CCR	I:	Exc	lusiv	e-OR	led w	vith ł	oit 7	of th	e
Operand Size		imn	nedia	te da	ta.				
Byte	H:	Exc imn	lusiv nedia	e-OR te da	led w ta.	vith ł	oit 5	of th	e
	N:	Exc imn	lusiv redia	e-OR te da	Red w ta.	vith t	oit 3	of th	e
	Z:	Exc	lusiv nedia	e-OR te da	Red w	vith ł	oit 2	of th	e
	V:	Exc	lusiv nedia	e-OR te da	ted w	vith ł	oit 1	of th	e
	C:	Exc imn	lusiv nedia	e-OR te da	Red w ta.	vith ł	oit O	of th	e

This instruction exclusive-ORs the condition code register (CCR) with immediate data and places the result in the condition code register. Bits 6 and 4 are exclusive-ORed as well as the flag bits.

No interrupt requests are accepted immediately after this instruction. All interrupts, including the nonmaskable interrupt (NMI), are deferred until after the next instruction.

Addressing	Addressing mode Mnem. Operands			Instructi	on code		No. of
mode	winem.	Operanus	1st byte	2nd byte	3rd byte	4th byte	states
Immediate	XORC	#xx:8, CCR	0 5	IMM			2

# 2.3 Operation Code Map

Table 2-1 shows the operation code map for instructions of the H8/300L CPU. Only the first byte (bits 15 to 8 of the first word) of the instruction code is indicated here.



Indicates that the most significant bit of the 2nd byte (bit 7 of 1st word of instruction code) is 0.

 Indicates that the most significant bit of the 2nd byte (bit 7 of 1st word of instruction code) is 1.

4	C ORC XOI	OR XC		BCC BC	RTS BS		BOR BXOR BIOR BI								
5 6	DRC ANDC	OR AND		CS BNE	SR		JR BAND 3IXOR BIAND								
7 8	LDC	NOT NEG	MOV	BEQ BV		BST BIST	BLD	ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
6	ADD	SUB		C BVS	/////		MOV								
A	INC	DEC		BPL	JMP										
æ	ADDS	SUBS		BMI		M W	EEPMOV								
0	MOV	CMP		BGE		*	Bit mani								
ш	ADDX	SUBX		T BGT	JSR		ulation instruct								
ш	DAA	DAS		BLE	_		suo								

Table 2-1. Operation Code Map

Note: The PUSH and POP instructions are equivalent in machine language to the MOV instruction. See the descriptions of individual instructions in section 2.2, Instructions, for details.

# 2.4 List of Instructions

# Table 2-2. List of Instructions (1)

			Addressing Mode and Instruction Length (Bytes)								s)							
	a		::8/16		kn	d:16, Rn)	-Rn/@Rn+	ia:8/16	d:8, PC)	2aa	olied	c	Con	ditie	on (	Cod	le	of States *
Mnemonic	3iz	Operation	Ť	۲ ۲	<b>(()</b>	) (ii)	(6)	(0) (0)	) (b)	6)	Ē	I	Н	Ν	Z	V	С	è
MOV.B #xx:8, Rd	В	$\#xx:8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
MOV.B Rs, Rd	В	$Rs8 \rightarrow Rd8$		2								—	—	\$	\$	0	—	2
MOV.B @Rs, Rd	В	$@Rs16 \rightarrow Rd8$			2							—	—	\$	\$	0	_	4
MOV.B @(d:16, Rs), Rd	В	$@(d:16, Rs16) \rightarrow Rd8$				4						—	—	\$	\$	0	—	6
MOV.B @Rs+, Rd	В	$\begin{array}{l} @ \operatorname{Rs16} \to \operatorname{Rd8} \\ \operatorname{Rs16+1} \to \operatorname{Rs16} \end{array}$					2					_		\$	\$	0	_	6
MOV.B @aa:8, Rd	В	$@aa:8 \rightarrow Rd8$						2				—	—	\$	¢	0	—	4
MOV.B @aa:16, Rd	В	@aa:16 $\rightarrow$ Rd8						4				—	—	\$	\$	0	—	6
MOV.B Rs, @Rd	В	$Rs8 \rightarrow @Rd16$			2							—	—	\$	\$	0	—	4
MOV.B Rs, @(d:16, Rd)	В	$Rs8 \rightarrow @(d:16, Rd16)$				4						—	—	\$	\$	0	_	6
MOV.B Rs, @-Rd	В	$\begin{array}{l} \text{Rd16-1} \rightarrow \text{Rd16} \\ \text{Rs8} \rightarrow @\text{Rd16} \end{array}$					2							\$	\$	0		6
MOV.B Rs, @aa:8	В	$Rs8 \rightarrow @aa:8$						2				—	—	\$	\$	0		4
MOV.B Rs, @aa:16	В	$Rs8 \rightarrow @aa:16$						4				—	—	\$	\$	0	—	6
MOV.W #xx:16, Rd	W	$\#xx:16 \rightarrow Rd$	4									—	—	\$	\$	0	—	4
MOV.W Rs, Rd	W	$Rs16 \rightarrow Rd16$		2								—	—	\$	\$	0	—	2
MOV.W @Rs, Rd	W	$@$ Rs16 $\rightarrow$ Rd16			2							—	—	\$	\$	0	—	4
MOV.W @(d:16, Rs), Rd	W	$@(d:16, Rs16) \rightarrow Rd16$				4						—	—	\$	\$	0	—	6
MOV.W @Rs+, Rd	W	$\begin{array}{l} @Rs16 \rightarrow Rd16 \\ Rs16+2 \rightarrow Rs16 \end{array}$					2					—	—	\$	\$	0	_	6
MOV.W @aa:16, Rd	W	@aa:16 $\rightarrow$ Rd16						4				—	—	\$	\$	0	—	6
MOV.W Rs, @Rd	W	$Rs16 \rightarrow @Rd16$			2							_	—	\$	\$	0	—	4
MOV.W Rs, @(d:16, Rd)	W	$Rs16 \to @(d:16, Rd16)$				4						—	—	\$	\$	0	—	6
MOV.W Rs, @-Rd	W	$\begin{array}{l} Rd16-2 \rightarrow Rd16 \\ Rs16 \rightarrow @Rd16 \end{array}$					2							\$	\$	0	_	6
MOV.W Rs, @aa:16	W	$Rs16 \rightarrow @aa:16$						4				—	—	\$	\$	0	_	6
POP Rd	W	$\textcircled{0}{@}{SP} \rightarrow Rd16\\ SP+2 \rightarrow SP\\ \end{gathered}$					2						_	\$	\$	0		6
PUSH Rs	W	$SP-2 \rightarrow SP$ Rs16 $\rightarrow @SP$					2						—	\$	\$	0		6

<b>Table 2-2.</b>	List	of Instr	ructions	(2)
-------------------	------	----------	----------	-----

			Addressing Mode and Instruction Length (Bytes)															
	e		x:8/16		Rn	d:16, Rn)	-Rn/@Rn+	aa:8/16	d:8, PC)	@aa	plied	С	on	ditio	on (	Cod	le	. of States *
Mnemonic	<b>Š</b> iz	Operation	1 X	۲n	9	ð	6)	8	@(	ø	Ξ	I	Η	Ν	Ζ	V	С	9
ADD.B #xx:8, Rd	В	$Rd8+#xx:8 \rightarrow Rd8$	2									—	¢	\$	¢	¢	<b>\$</b>	2
ADD.B Rs, Rd	В	$Rd8+Rs8 \rightarrow Rd8$		2								—	¢	\$	\$	\$	1	2
ADD.W Rs, Rd	W	$Rd16+Rs16 \rightarrow Rd16$		2								—	1	\$	\$	\$	1	2
ADDX.B #xx:8, Rd	В	$Rd8+#xx:8+C \rightarrow Rd8$	2									_	€	\$	2	\$	\$	2
ADDX.B Rs, Rd	В	$Rd8\text{+}Rs8\text{+}C\toRd8$		2								—	¢	\$	2	\$	\$	2
ADDS.W #1, Rd	W	$Rd16+1 \rightarrow Rd16$		2								—	—	—	—	—	_	2
ADDS.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2								—	—	—	—	—	_	2
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2								—	—	\$	\$	\$	—	2
DAA.B Rd	В	Rd8 decimal-adjust $\rightarrow$ Rd8		2								—	*	\$	\$	*	3	2
SUB.B Rs, Rd	В	$Rd8-Rs8 \rightarrow Rd8$		2								—	\$	\$	\$	\$	\$	2
SUB.W Rs, Rd	W	$Rd16Rs16 \rightarrow Rd16$		2								—	1	\$	\$	\$	\$	2
SUBX.B #xx:8, Rd	В	$Rd8-\#xx:8-C \rightarrow Rd8$	2									_	€	\$	2	\$	\$	2
SUBX.B Rs, Rd	В	$Rd8\text{-}Rs8\text{-}C\toRd8$		2								—	€	\$	2	\$	\$	2
SUBS.W #1, Rd	W	$Rd16-1 \rightarrow Rd16$		2								—	—	_	—		—	2
SUBS.W #2, Rd	W	$Rd16-2 \rightarrow Rd16$		2								—			—	—	_	2
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2								—		\$	\$	\$	_	2
DAS.B Rd	В	Rd8 decimal-adjust $\rightarrow$ Rd8		2								—	*	\$	\$	*	—	2
NEG.B Rd	в	$0-Rd \rightarrow Rd$		2								—	\$	\$	\$	\$	1	2
CMP.B #xx:8, Rd	В	Rd8–#xx:8	2									_	€	\$	\$	\$	\$	2
CMP.B Rs, Rd	В	Rd8–Rs8		2									€	\$	\$	\$	\$	2
CMP.W Rs, Rd	w	Rd16–Rs16		2								—	1	\$	\$	\$	\$	2
MULXU.B Rs, Rd	В	$Rd8 \times Rs8 \rightarrow Rd16$		2								_		_	_	—	_	14
DIVXU.B Rs, Rd	В	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2										5	6			14
AND.B #xx:8, Rd	В	$Rd8 \land \#xx:8 \rightarrow Rd8$	2									—	—	\$	\$	0	-	2
AND.B Rs, Rd	В	$Rd8 \land Rs8 \rightarrow Rd8$		2								_	_	\$	\$	0	_	2
OR.B #xx:8, Rd	в	$Rd8 \lor \#xx: 8 \rightarrow Rd8$	2									_	_	\$	\$	0	_	2
OR.B Rs, Rd	в	$Rd8 \lor Rs8 \rightarrow Rd8$		2								_	_	\$	\$	0	_	2
XOR.B #xx:8, Rd	в	Rd8⊕#xx:8 → Rd8	2									_	_	\$	\$	0	_	2
XOR.B Rs, Rd	в	$Rd8 \oplus Rs8 \rightarrow Rd8$		2								_		\$	\$	0	_	2
NOT.B Rd	в	$\overline{\mathrm{Rd}} \rightarrow \mathrm{Rd}$		2								_		\$	\$	0	_	2



#### Table 2-2. List of Instructions (3)

# Table 2-2. List of Instructions (4)

			Addressing Mode and Instruction Length (Bytes)															
	e		c:8/16		Rn	d:16, Rn)	-Rn/@Rn+	ia:8/16	d:8, PC)	@aa	olied	C	Con	diti	on (	Coc	le	. of States*
Mnemonic	)iz	Operation	X	۲	0	@(	9	<b>®</b>	) Ø	<u>@</u>	Ξ	I	н	N	Z	۷	С	ş
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0		2								—	—	-	-	—	_	2
BCLR #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 0			4							—	_	_	_	_	_	8
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0						4				—	—	_	—	—	_	8
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0		2								—	—	_	-	—	_	2
BCLR Rn, @Rd	В	(Rn8 of @Rd16) ← 0			4							—	_	_	_	_	_	8
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0						4				—	—	_	_	—	_	8
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) ← (#xx:3 of Rd8)		2								_	—			—	-	2
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)			4							_					-	8
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← (#xx:3 of @aa:8)						4								—	—	8
BNOT Rn, Rd	В	( <u>Rn8 of Rd8</u> ) ← (Rn8 of Rd8)		2								_	—	_	—	—	-	2
BNOT Rn, @Rd	В	( <u>Rn8 of @Rd16</u> ) ← (Rn8 of @Rd16)			4							_	—	_	—	—	—	8
BNOT Rn, @aa:8	В	( <u>Rn8 of @aa:8)</u> ← (Rn8 of @aa:8)						4				_	—	_	—	—	—	8
BTST #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \rightarrow Z$		2								_	—	_	\$	—	_	2
BTST #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow Z$			4							_	—	_	\$	—	_	6
BTST #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow Z$						4				_	—	_	\$	_	_	6
BTST Rn, Rd	В	$(\overline{\text{Rn8 of Rd8}}) \rightarrow \text{Z}$		2									—	_	\$	—	_	2
BTST Rn, @Rd	В	$(\overline{Rn8 \text{ of } @Rd16}) \rightarrow Z$			4							_	—	_	\$	—	_	6
BTST Rn, @aa:8	В	$(\overline{Rn8 \text{ of } @aa:8}) \rightarrow Z$						4				_	—	_	\$	—	_	6
BLD #xx:3, Rd	В	(#xx:3 of Rd8) $\rightarrow$ C		2									—	_	_	—	\$	2
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) $\rightarrow$ C			4							_	—	_	_	—	\$	6
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) $\rightarrow$ C						4				_	—	_	—	—	\$	6
BILD #xx:3, Rd	В	$(\overline{\#xx:3 \text{ of } Rd8}) \to C$		2								_	—	_	_	—	\$	2
BILD #xx:3, @Rd	В	$(\overline{\#xx:3 \text{ of } @Rd16}) \rightarrow C$			4							_	—	_	_	—	\$	6
BILD #xx:3, @aa:8	В	$(\overline{\#xx:3 \text{ of } @aa:8}) \rightarrow C$						4				_	—	_	_	—	\$	6
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of } Rd8)$		2									—	_	_	_	_	2
BST #xx:3, @Rd	В	$C \rightarrow (\#xx:3 \text{ of } @Rd16)$			4							—	—	_	—	—	_	8
BST #xx:3, @aa:8	В	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$						4				—		_	_		_	8

Table 2-2.         List of Instructions (5)
---

					Addressing Mode and Instruction Length (Bytes)														
				8/16			16, Rn)	n/@Rn+	8/16	8, PC)	ıa	ed	C	on	diti	<b>-</b> n (	Cor		of States*
Mnemonic	Size	Operation	Branching Condition	ŧxx:8	۶n	@Rn	.:p) @(q::	@-R	@aa:	@(d:	005	mpli	с Т	н	N	z	v	С	40. 0
BIST #xx:3, Rd	В	$\overline{C} \rightarrow (\#xx:3)$	of Rd8)		2								_	_	_	_	_	_	2
BIST #xx:3, @Rd	В	$\overline{C} \rightarrow (\#xx:3)$	of @Rd16)			4							_	_	_	_	_	_	8
BIST #xx:3, @aa:8	в	$\overline{C} \rightarrow (\#xx:3)$	of @aa:8)						4				_		_	_	_	_	8
BAND #xx:3, Rd	В	C∧(#xx:3 of	Rd8) $\rightarrow$ C		2								_	_	_	_	_	\$	2
BAND #xx:3, @Rd	в	C∧(#xx:3 of	$(@Rd16) \rightarrow C$			4							_	_	_	_	_	\$	6
BAND #xx:3, @aa:8	в	C∧(#xx:3 of	@aa:8) $\rightarrow$ C						4				_	_	_	_	_	\$	6
BIAND #xx:3, Rd	В	C∧(#xx:3 of	$Rd8) \rightarrow C$		2											_	_	\$	2
BIAND #xx:3, @Rd	В	C∧(#xx:3 of	$@Rd16) \rightarrow C$			4							_	_	_	_	_	\$	6
BIAND #xx:3, @aa:8	В	C∧(#xx:3 of	$\textcircled{@aa:8}) \rightarrow C$						4				_	_	_	_	_	\$	6
BOR #xx:3, Rd	В	C∨(#xx:3 of	Rd8) $\rightarrow$ C		2										_		_	\$	2
BOR #xx:3, @Rd	В	C∨(#xx:3 of	$(@Rd16) \rightarrow C$			4							_		_	_	_	\$	6
BOR #xx:3, @aa:8	В	C∨(#xx:3 of	@aa:8) $\rightarrow$ C						4				_	_	_	_	_	\$	6
BIOR #xx:3, Rd	В	C∨( <del>#xx:3</del> of	$Rd8) \rightarrow C$		2								_	_	_	_	—	\$	2
BIOR #xx:3, @Rd	В	C∨( <del>#xx:3 of</del>	$@Rd16) \rightarrow C$			4							_	_	_	—	—	\$	6
BIOR #xx:3, @aa:8	В	C∨( <del>#xx:3 of</del>	@aa:8) → C						4				_	_	_	—	—	\$	6
BXOR #xx:3, Rd	В	C⊕(#xx:3 of	Rd8) $\rightarrow$ C		2								_	_	_	_	_	\$	2
BXOR #xx:3, @Rd	В	C⊕(#xx:3 of	@Rd16) $\rightarrow$ C			4							_					\$	6
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of	@aa:8) $\rightarrow$ C						4				_		—	—	—	\$	6
BIXOR #xx:3, Rd	В	C⊕(#xx:3 of	Rd8) $\rightarrow$ C		2								_		—	—	—	\$	2
BIXOR #xx:3, @Rd	В	C⊕(#xx:3 of	$@Rd16) \rightarrow C$			4							_		—	—	—	\$	6
BIXOR #xx:3, @aa:8	В	C⊕(#xx:3 of	@aa:8) $\rightarrow$ C						4				—	—	—	—	—	\$	6
BRA d:8 (BT d:8)	—	$PC \leftarrow PC+d$	:8							2			—	—	—	—	—	—	4
BRN d:8 (BF d:8)	—	$PC \leftarrow PC+2$								2			—	—	—	—	—	—	4
BHI d:8	—	if condition	C∨Z = 0							2			—	—	—	—	—	—	4
BLS d:8	—	is true then $PC \leftarrow$	C∨Z = 1							2			—	—	—	—	—	—	4
BCC d:8 (BHS d:8)	—	PC+d:8	C = 0							2			—	—	—	—	—	—	4
BCS d:8 (BLO d:8)	—	else next;	C = 1							2			—	—	—	_	_	_	4
BNE d:8	—		Z = 0							2			—	—	—	—	—	—	4
BEQ d:8	_		Z = 1							2				_		_	_	_	4
BVC d:8	_		V = 0							2				_			_	_	4
BVS d:8			V = 1							2			_	_	_	_	_		4

				Addressing Mode and Instruction Length (Bytes)					s)										
			Branching	:8/16		L	l:16, Rn)	Rn/@Rn+	a:8/16	I:8, PC)	aa	lied	c	Con	diti	on	Coc	le	of States*
Mnemonic	)ize	Operation	Condition	ţXX	۲ ۲	() () () () () () () () () () () () () (	@(q	(9) (9)	@ a;	@(q	(D) (D)	dm	I	н	Ν	z	v	С	ļo.
BPL d:8		if condition	N = 0							2			—	—	—	—	—	_	4
BMI d:8	_	is true then $PC \leftarrow$	N = 1							2			_	—	_	_	_	_	4
BGE d:8	_	PC+d:8	N⊕V = 0							2			_	—	_	—	—	_	4
BLT d:8	_	else next;	N⊕V = 1							2			_	—	_	—	_	_	4
BGT d:8	_		Z∨(N⊕V) = 0							2			_	—		—	_		4
BLE d:8	_		Z∨(N⊕V) = 1							2			_	—	_	_	_	_	4
JMP @Rn	_	PC ← Rn16				2							_	—	_	_	_	_	4
JMP @aa:16	_	PC ← aa:16							4				-	_	_	_	_	_	6
JMP @@aa:8	_	PC ← @aa:	8								2		_	—	_	_	_	_	8
BSR d:8	_	$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow PC+d$	:8							2			_	_		_	_		6
JSR @Rn	_	$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC $\leftarrow Rn16$				2							_	_	_	_	_	_	6
JSR @aa:16	_	$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC $\leftarrow$ aa:16	i						4				_				_		8
JSR @@aa:8		$SP-2 \rightarrow SP$ PC $\rightarrow @SP$ PC $\leftarrow @aa:$	8								2		_			_	_		8
RTS	_	$PC \leftarrow @SP$ $SP+2 \rightarrow SP$										2	-	—	_	—	—	_	8
RTE		$\begin{array}{c} CCR \leftarrow @S \\ SP+2 \rightarrow SP \\ PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array}$	Ρ									2	\$	\$	\$	\$	\$	\$	10
SLEEP	_	Transit to sle	eep mode.									2	_	—	—	—	—	_	2
LDC #xx:8, CCR	В	$\#xx:8 \rightarrow CC$	R	2									\$	\$	\$	\$	\$	\$	2
LDC Rs, CCR	В	$Rs8 \rightarrow CCR$	$Rs8 \rightarrow CCR$		2								\$	¢	\$	\$	\$	\$	2
STC CCR, Rd	В	$CCR \rightarrow Rd8$	$CCR \rightarrow Rd8$		2								_	_	_	_	_	_	2
ANDC #xx:8, CCR	В	CCR^#xx:8	$CCR \land \#xx:8 \rightarrow CCR$										\$	\$	\$	\$	\$	\$	2
ORC #xx:8, CCR	В	CCR∨#xx:8	$\rightarrow$ CCR	2									\$	\$	\$	\$	\$	\$	2

# Table 2-2. List of Instructions (6)

#### Table 2-2. List of Instructions (7)

				Addressing Mode and Instruction Length (Bytes)														
	a		:8/16		u	d:16, Rn)	Rn/@Rn+	a:8/16	1:8, PC)	<u> eaa</u>	olied	C	on	ditie	on (	Cod	le	of States*
Mnemonic	)iz(	Operation	ţXX	۲ ۲	@ R	9(c	<b>–</b> (0)	@a	@(c	00	dm	I	Н	Ν	z	۷	С	ļ.
XORC #xx:8, CCR	В	$CCR \oplus \#xx: 8 \rightarrow CCR$	2									\$	\$	\$	\$	\$	\$	2
NOP	_	$PC \leftarrow PC+2$									2	_	_	_	_	_	_	2
EEPMOV		if R4L ≠ 0 Repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4L-1 → R4L Until R4L = 0 else next;									4							4

Notes: \* The number of execution states indicated here assumes that the operation code and operand data are in on-chip memory. For other cases, refer to section 2.5, Number of Execution States.

0 Set to 1 when there is a carry or borrow at bit 11; otherwise cleared to 0.

<sup>②</sup> When the result is 0, the previous value remains unchanged; otherwise cleared to 0.

③ Set to 1 when there is a carry in the adjusted result; otherwise the previous value remains unchanged.

4 The number of execution states is 4n + 9, with n being the value set in R4L.

 $\ensuremath{^{\textcircled{5}}}$  Set to 1 when the divisor is negative; otherwise cleared to 0.

<sup>©</sup> Set to 1 when the divisor is 0; otherwise cleared to 0.

### 2.5 Number of Execution States

The tables here can be used to calculate the number of states required for instruction execution. Table 2-3 indicates the number of states required for each cycle (instruction fetch, branch address read, stack operation, byte data access, word data access, internal operation). Table 2-4 indicates the number of cycles of each type occurring in each instruction. The total number of states required for execution of an instruction can be calculated from these two tables as follows:

Execution states =  $I \times S^{I} + J \times S^{J} + K \times S^{K} + L \times S^{L} + M \times S^{M} + N \times S^{N}$ 

**Examples:** When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

- BSET #0, @FF00
   From table 2-4:
   I = L = 2, J = K = M = N = 0
   From table 2-3:
   S<sup>I</sup> = 2, S<sup>L</sup> = 2
   Number of states required for execution = 2 × 2 + 2 × 2 = 8
   When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.
- 2. JSR @@ 30

From table 2-4: I = 2, J = K = 1, L = M = N = 0From table 2-3: SI = SJ = SK = 2Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Execution Status			Access Location						
(instruction cycle)		On-Chip Memory	<b>On-Chip Peripheral Module</b>						
Instruction fetch	SI								
Branch address read	$S^{J}$								
Stack operation	SK	2							
Byte data access	$S^L$		2 or 3*						
Word data access	SM								
Internal operation	$\mathbf{S}^{\mathrm{N}}$		1						

# Table 2-3. Number of States Taken by Each Cycle in Instruction Execution

\* Depends on which on-chip module is accessed. See the applicable hardware manual for details.

Instruction	Mnemonic	Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
		Ι	J	K	L	М	N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W Rs, Rd	1					
ADDS	ADDS.W #1/2, Rd	1					
ADDX	ADDX.B #xx:8, Rd	1					
	ADDX.B Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @Rd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					
	BLT d:8	2					
	BGT d:8	2					
	BLE d:8	2					
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @Rd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					

 Table 2-4.
 Number of Cycles in Each Instruction

Instruction	Mnemonic	Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
		I	J	K	L	М	N
BCLR	BCLR Rn, @Rd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @Rd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @Rd	2			1		
	BILD #xx:3, @aa:8	2			1		
BIOR	BIOR #xx:3, Rd	1					
	BIOR #xx:3, @Rd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @Rd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @Rd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @Rd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @Rd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @Rd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @Rd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @Rd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @Rd	2			2		

Instruction	Mnemonic	Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
		Ι	J	K	L	М	N
BSET	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
BST	BST #xx:3, Rd	1					
	BST #xx:3, @Rd	2			2		
	BST #xx:3, @aa:8	2			2		
BTST	BTST #xx:3, Rd	1					
	BTST #xx:3, @Rd	2			1		
	BTST #xx:3, @aa:8	2			1		
	BTST Rn, Rd	1					
	BTST Rn, @Rd	2			1		
	BTST Rn, @aa:8	2			1		
BXOR	BXOR #xx:3, Rd	1					
	BXOR #xx:3, @Rd	2			1		
	BXOR #xx:3, @aa:8	2			1		
СМР	CMP. B #xx:8, Rd	1					
	CMP. B Rs, Rd	1					
	CMP.W Rs, Rd	1					
DAA	DAA.B Rd	1					
DAS	DAS.B Rd	1					
DEC	DEC.B Rd	1					
DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV	EEPMOV	2			2n+2*		1
INC	INC.B Rd	1					
JMP	JMP @Rn	2					
	JMP @aa:16	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @Rn	2		1			
	JSR @aa:16	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @Rs, Rd	1			1		

Instruction	Mnemonic	Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
		Ι	J	K	L	М	N
MOV	MOV.B @(d:16, Rs), Rd	2			1		
	MOV.B @Rs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B Rs, @Rd	1			1		
	MOV.B Rs, @(d:16, Rd)	2			1		
	MOV.B Rs, @-Rd	1			1		2
	MOV.B Rs, @aa:8	1			1		
	MOV.B Rs, @aa:16	2			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @Rs, Rd	1				1	
	MOV.W @(d:16, Rs), Rd	2				1	
	MOV.W @Rs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W Rs, @Rd	1				1	
	MOV.W Rs, @(d:16, Rd)	2				1	
	MOV.W Rs, @-Rd	1				1	2
	MOV.W Rs, @aa:16	2				1	
MULXU	MULXU.B Rs, Rd	1					12
NEG	NEG.B Rd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
ORC	ORC #xx:8, CCR	1					
POP	POP Rd	1		1			2
PUSH	PUSH Rs	1		1			2
ROTL	ROTL.B Rd	1					
ROTR	ROTR.B Rd	1					
ROTXL	ROTXL.B Rd	1					
ROTXR	ROTXR.B Rd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2

Instruction	Mnemonic	Instruction Fetch	Branch Addr. Read	Stack Operation	Byte Data Access	Word Data Access	Internal Operation
		Ι	J	К	L	Μ	Ν
SHLL	SHLL.B Rd	1					
SHAL	SHAL.B Rd	1					
SHAR	SHAR.B Rd	1					
SHLR	SHLR.B Rd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
SUB	SUB.B Rs, Rd	1					
	SUB.W Rs, Rd	1					
SUBS	SUBS.W #1/2, Rd	1					
SUBX	SUBX.B #xx:8, Rd	1					
	SUBX.B Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
XORC	XORC #xx:8, CCR	1					

\* n: Initial value in R4L. The source and destination operands are accessed n + 1 times each.

# Section 3. CPU Operation States

There are three CPU operation states, namely, program execution state, power-down state, and exception-handling state. In power-down state there are sleep mode, standby mode, and watch mode. These operation states are shown in figure 3-1. Figure 3-2 shows the state transitions. For further details please refer to the applicable hardware manual.

![](_page_133_Figure_2.jpeg)

Figure 3-1. CPU Operation States

![](_page_134_Figure_0.jpeg)

Figure 3-2. State Transitions

# 3.1 Program Execution State

In program execution state the CPU executes program instructions in sequence.

#### 3.2 Exception Handling States

Exception-handling states are transient states occurring when exception handling is raised by a reset or interrupt, and the CPU changes its normal processing flow, branching to a start address acquired from a vector table. In exception handling caused by an interrupt, PC and CCR values are saved to the stack, with reference made to a stack pointer (R7).

#### 3.2.1 Types and Priorities of Exception Handling

Exception handling includes processing of reset exceptions and of interrupts. Table 3-1 summarizes the factors causing each kind of exception, and their priorities. Reset exception handling has the highest priority.

			Timing for start of
Priority	<b>Exception source</b>	<b>Detection timing</b>	exception handling
High	Reset	Clock-synchronous	Reset exception handling starts as
<b>▲</b>			soon as $\overline{\text{RES}}$ pin changes from low
			to high.
	Interrupt	End of instruction	When an interrupt request is made,
		execution*	interrupt exception handling starts
			after execution of the present
Low			instruction is completed.

#### Table 3-1. Types of Exception Handling and Priorities

\* Interrupt detection is not made upon completion of ANDC, ORC, XORC, and LDC instruction execution, nor upon completion of reset exception handling.

#### **3.2.2 Exception Sources and Vector Table**

The factors causing exception handling can be classified as in figure 3-3.

For details of exception handling, the vector numbers of each source, and the vector addresses, see the applicable hardware manual.

![](_page_135_Figure_6.jpeg)

**Figure 3-3.** Classification of Exception Sources

#### 3.2.3 Outline of Exception Handling Operation

A reset has the highest priority of all exception handling. After the RES pin goes to low level putting the CPU in reset state, the RES pin is then put at high level, and reset exception handling is started at the point when the reset conditions are met. For details on reset conditions refer to the applicable hardware manual. When reset exception handling is started, the CPU gets a start address from the exception handling vector table, and starts executing the exception handling routine from that address. During execution of this routine and immediately after, all interrupts including NMI are masked.

When interrupt exception handling is started, the CPU refers to the stack pointer (R7) and pushes the PC and CCR contents to the stack. The CCR I bit is then set to 1, a start address is acquired from the exception handling vector table, and the interrupt exception handling routine is executed from this address. The stack state in this case is as shown in figure 3-4.

![](_page_136_Figure_3.jpeg)

Figure 3-4. Stack State after Completion of Interrupt Exception Handling

# 3.3 Reset State

When the  $\overline{\text{RES}}$  pin goes to low level, all processing stops and the system goes to reset state. The I bit of the condition code register (CCR) is set, masking all interrupts.

After the  $\overline{\text{RES}}$  pin is changed externally from low to high level, reset exception handling starts at the point when the reset conditions are met. For details on reset conditions refer to the applicable hardware manual.

# 3.4 Power-Down State

In power-down state the CPU operation is stopped, reducing power consumption. For details see the applicable hardware manual.

# Section 4. Basic Operation Timing

CPU operation is synchronized by a clock ( $\phi$ ). The period from the rising edge of  $\phi$  to the next rising edge is called one state. A memory cycle or bus cycle consists of two or three states. For details on access to on-chip memory and to on-chip peripheral modules see the applicable hardware manual.

# 4.1 On-chip Memory (RAM, ROM)

Two-state access is employed for high-speed access to on-chip memory. The data bus width is 16 bits, <u>allowing access in byte or word size</u>. Figure 4-1 shows the on-chip memory access cycle.

![](_page_138_Figure_4.jpeg)

Figure 4-1. On-Chip Memory Access Cycle

# 4.2 On-chip Peripheral Modules and External Devices

On-chip peripheral modules are accessed in two or three states. The data bus width is 8 bits, so access is made in byte size only. <u>Access to word data or instruction codes is not possible.</u> Figure 4-2 shows the on-chip peripheral module access cycle.

![](_page_139_Figure_2.jpeg)

Figure 4-2. On-Chip Peripheral Module Access Cycle

# H8/300L Series Programming Manual

Publication Date:	1st Edition, December 1991			
Published by:	Business Planning Division			
	Semiconductor & Integrated Circuits			
	Hitachi, Ltd.			
Edited by:	Technical Documentation Group			
	Hitachi Kodaira Semiconductor Co., Ltd.			
Copyright © Hitachi, Ltd., 1991. All rights reserved. Printed in Japan.				