



Integrated Device Technology, Inc.

3.3V CMOS STATIC RAM 1 MEG (64K x 16-BIT)

PRELIMINARY
IDT71V016

FEATURES:

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
— Commercial: 12/15/20/25ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V(±0.3V) power supply
- Available in 44-pin Plastic SOJ and 44-pin TSOP package


DESCRIPTION:

The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V016 has an output enable pin which operates as fast as 7ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71V016 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ and 44-pin TSOP Type II.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3211 drw 01

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996


©1996 Integrated Device Technology, Inc.

9.2

DSC-3211/4
1

4825771 0023859 558

PIN CONFIGURATIONS



SOJ/TOP
TOP VIEW

PIN DESCRIPTIONS

A0 - A15	Address Inputs	Input
\overline{CS}	Chip Select	Input
\overline{WE}	Write Enable	Input
\overline{OE}	Output Enable	Input
\overline{BHE}	High Byte Enable	Input
\overline{BLE}	Low Byte Enable	Input
I/O ₀ - I/O ₁₅	Data Input/Output	I/O
VDD	3.3V Power	Pwr
Vss	Ground	Gnd

3211 tbl 01

TRUTH TABLE⁽¹⁾

\overline{CS}	\overline{OE}	\overline{WE}	\overline{BLE}	\overline{BHE}	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	Function
H	X	X	X	X	High-Z	High-Z	Deselected - Standby
L	L	H	L	H	DATA _{OUT}	High-Z	Low Byte Read
L	L	H	H	L	High-Z	DATA _{OUT}	High Byte Read
L	L	H	L	L	DATA _{OUT}	DATA _{OUT}	Word Read
L	X	L	L	L	DATA _{IN}	DATA _{IN}	Word Write
L	X	L	L	H	DATA _{IN}	High-Z	Low Byte Write
L	X	L	H	L	High-Z	DATA _{IN}	High Byte Write
L	H	H	X	X	High-Z	High-Z	Outputs Disabled
L	X	X	H	H	High-Z	High-Z	Outputs Disabled

NOTE:

1. H = V_{IH}, L = V_{IL}, X = Don't care.

3211 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5V	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{DD} terminals only.
- Input, Output, and I/O terminals; 4.6V maximum.

3211 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	V _{DD}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

3211 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage - Inputs	2.0	—	4.6	V
V _{IH}	Input High Voltage - I/O	2.0	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

- V_{IL} (min.) = -1.5V for pulse width less than t_{RC}/2, once per cycle.

3211 tbl 05

CAPACITANCE

(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

- This parameter is guaranteed by device characterization, but not production tested.

3211 tbl 06

DC ELECTRICAL CHARACTERISTICS

V_{DD} = 3.3V ± 0.3V, Commercial Temperature Range

Symbol	Parameter	Test Condition	IDT71V016		Unit
			Min.	Max.	
I _{LI}	Input Leakage Current	V _{DD} = Max., V _{IN} = GND to V _{DD}	—	5	μA
I _{LO}	Output Leakage Current	V _{DD} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{DD}	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{DD} = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{DD} = Min.	2.4	—	V

3211 tbl 07

DC ELECTRICAL CHARACTERISTICS⁽¹⁾(V_{DD} = 3.3V ± 0.3V, V_{LC} = 0.2V, V_{HC} = V_{DD}-0.2V)

Symbol	Parameter	71V016S12 ⁽³⁾		71V016S15		71V016S20		71V016S25		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽²⁾	150	—	130	—	120	—	110	—	mA
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽²⁾	45	—	35	—	30	—	25	—	mA
I _{SB1}	Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, Outputs Open, V _{DD} = Max., f = 0 ⁽²⁾ V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC}	5	—	5	—	5	—	5	—	mA

NOTES:

- All values are maximum guaranteed values.
- f_{MAX} = 1/t_{RC} (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- 12ns specification is preliminary.

3211 tbl 08

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

3211 tbl 09

AC TEST LOADS




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)




Figure 3. Output Capacitive Derating

AC ELECTRICAL CHARACTERISTICS (VDD = 3.3V ± 0.3V, Commercial Temperature Range)

		71V016S12(2)									
Symbol	Parameter	71V016S12(2)		71V016S15		71V016S20		71V016S25		Units	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle											
tRC	Read Cycle Time	12	—	15	—	20	—	25	—	ns	
tAA	Address Access Time	—	12	—	15	—	20	—	25	ns	
tACS	Chip Select Access Time	—	12	—	15	—	20	—	25	ns	
tCLZ ⁽¹⁾	Chip Select Low to Output in Low-Z	4	—	5	—	5	—	5	—	ns	
tCHZ ⁽¹⁾	Chip Select High to Output in High-Z	—	6	—	6	—	8	—	8	ns	
tOE	Output Enable Low to Output Valid	—	7	—	8	—	10	—	12	ns	
tOLZ ⁽¹⁾	Output Enable Low to Output in Low-Z	0	—	0	—	0	—	0	—	ns	
tOHZ ⁽¹⁾	Output Enable High to Output in High-Z	—	6	—	6	—	8	—	8	ns	
tOH	Output Hold from Address Change	4	—	4	—	5	—	5	—	ns	
tBE	Byte Enable Low to Output Valid	—	7	—	8	—	10	—	12	ns	
tBLZ ⁽¹⁾	Byte Enable Low to Output in Low-Z	0	—	0	—	0	—	0	—	ns	
tBHZ ⁽¹⁾	Byte Enable High to Output in High-Z	—	6	—	6	—	8	—	8	ns	
Write Cycle											
tWC	Write Cycle Time	12	—	15	—	20	—	25	—	ns	
tAW	Address Valid to End of Write	9	—	10	—	12	—	14	—	ns	
tCW	Chip Select Low to End of Write	9	—	10	—	12	—	14	—	ns	
tBW	Byte Enable Low to End of Write	9	—	10	—	12	—	14	—	ns	
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns	
tWR	Address Hold from End of Write	0	—	0	—	0	—	0	—	ns	
tWP	Write Pulse Width	9	—	10	—	12	—	14	—	ns	
tDW	Data Valid to End of Write	7	—	8	—	10	—	10	—	ns	
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns	
tOW ⁽¹⁾	Write Enable High to Output in Low-Z	1	—	1	—	1	—	1	—	ns	
tWHZ ⁽¹⁾	Write Enable Low to Output in High-Z	—	6	—	6	—	8	—	8	ns	
NOTE:											


NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
2. 12ns specification is preliminary.

3211 tbl 10

9

TIMING WAVEFORM OF READ CYCLE NO. 1^(1,2,3)




3211 drw 06

NOTES:

1. WE is HIGH for Read Cycle.
2. Device is continuously selected, CS is LOW.
3. OE, BHE, and BLE are LOW.

TIMING WAVEFORM OF READ CYCLE NO. 2⁽¹⁾




3211 drw 07

NOTES:

1. WE is HIGH for Read Cycle.
2. Address must be valid prior to or coincident with the later of \overline{CS} , \overline{BHE} , or \overline{BLE} transition LOW; otherwise tAA is the limiting parameter.
3. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1,2,3,5)




3211 drw 08


NOTES:

1. \overline{WE} , \overline{BHE} and \overline{BLE} , or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
3. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, tWP must be greater than or equal to tWHZ + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified tWP.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW or \overline{BHE} and \overline{BLE} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1,2,5)




TIMING WAVEFORM OF WRITE CYCLE NO. 3 (\overline{BHE} , \overline{BLE} CONTROLLED TIMING)^(1,2,5)



NOTES:

1. \overline{WE} , \overline{BHE} and \overline{BLE} , or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
3. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{OW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP} .
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW or \overline{BHE} and \overline{BLE} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state.

ORDERING INFORMATION



3211 drw 11