



T-77-21

CMOS IC

Automatic Music Selector (up to 5 Selections) for Tape Recorders

©11698

The LC7515 is a single-chip CMOS IC designed to automatically select your desired music up to 5 selections preceding or following the selection being played.

Applications

· Radio-cassette recorders, cassette decks, car stereos

Features


- · Preamp, unrecorded section sense unit, and automatic music selection (up to 5 selections) logic unit are built in.
- Unrecorded section sense time and recorded section sense time are set independently by external CR, so that stable operation is made possible against pulse noise in unrecorded section and sound cut in recorded section.
- · For programming the number of selections, serial set (endless) mode in up/down direction is available.
- · It is possible to direct drive 5 LEDs for displaying the number of programmed selections.
- At the time of completion of music selection and power application, no program mode takes place.


 Automatic 1-selection programming is also enabled by external circuit. (Refer to Sample Application Circuits 3,4.)
- · Meets the requirements for deck mechanisms of 2 types (1. plunger OFF during music selection, 2. plunger ON during music selection).
- · Input sensitivity: -52dBm typ (f=10kHz)
- · Wide operating voltage range ($V_{DD} = 5.0$ to 11.0V) and small current dissipation ($I_{DD} \le 2.5$ mA)
- · Package: DIP20S (slim type)


Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0V

Maximum Supply	V _{DD} max	Pin Name V _{DD}	Pin No. 9		$V_{DD} = 0.3 \text{ to } V_{SS} + 12$	unit V
Voltage			_		:	
Reference Voltage	Vref	Vref	8	$Vref \leq V_{DD}$	$V_{SS} = 0.3 \text{ to } V_{SS} + 11$	V
Input Voltage	V_{IN}	C _{NF} ,SIG,UP, DOWN,INH	2,3,18, 19,20		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output Voltage	V _{OUT}	$A_{OUT}, R_1, C_1,$ $OSC, CR_2, PO,$ $CR_3, \overline{D_1} \text{ to } \overline{D_5}$	7,16,17,	Output transistor off	V_{SS} – 0.3 to V_{DD} + 0.3	V
Output Current	I _{OUT}	$\overline{\mathrm{D}_1}$ to $\overline{\mathrm{D}_5}$	15 to 11		30	mA
Allowable Power Dissipation	Pd max			Ta≦75°C	300	mW
Operating Temperature	Topg				-30 to +75	°C
Storage Temperature	Tstg				-40 to + 125	°Č

Pin Assignment










					LC75	15				T-77	-21	
Allowable Operati	ng Co	ndit	ions a									
0 1 77 11		**		Pin Na	ıme		No.		· min	typ	max	unit
Supply Voltage		V _{DI}		v_{DD}		9	. 17 6~ 17	-	5		11	V
Reference Voltage		Vre		Vref	n	8	Vref≦V ₁	DD	4		11	V
Input 'H'-Level Vo	itage	νıн		CR ₃ ,U	P,	17,			$0.8V_{DD}$		V_{DD}	V
Input 'L'-Level Vo	ltage	v_{iL}		DOWN UP,DO		19, 18,	20 19,20		V _{SS}	0.	2V _{DD}	v
E		^		INH		_				1.0		. 13
External Capacita	ınce		(T(1)	C ₁	n	5	~			1.0	2.2	μF
			(T(2)	CR ₂ ,C	ારિવુ	7,1	(1.0	10	μF
		CEX		osc		6			~ 4	0.01	2.2	μF
					~	2			0.47	1.0	1.2	μF
				A _{OUT} -	C_{NF}	1-2	•		33	36	39	рF
		CEX	(6)T	Aour		1			470	1000		рF
			T(7)	SIG		3				0.1	2.2	μF
External Resistan	ce	REX		R_1		4			0	100	430	${ m k}\Omega$
		REX		CR_2		7			0.68	100	430	${ m k}\Omega$
		REX		CR_3		17			1	100	240	kΩ
		R_{EX}		OSC		6			0.68	100	510	$\mathbf{k}\Omega$
		R_{EX}	T(5)	C_1		5			0.68	1	10	$\mathbf{k}\mathbf{\Omega}$
		R_{EX}	T(6)	A _{OUT} -0	C_{NF}	1-2			180	240	300	kΩ
		R_{EX}	T(7)	$\mathbf{C_{NF}}$		2			0.51	1	. 3	$\mathbf{k}\Omega$
Electrical Characte	eristic	es at	Ta = 2	5°C,V _{SS}	$=0V,V_{D}$	= G	Vref = 5 to 9V		min	typ	max	unit
Input Threshold	V_t		SIG		3		GAIN 48dB,		-55	-52		
Voltage						7	$I_{DD}=5V$,			(1.95)		mV
_							= 10kHz		\	(=,	(,	'
	V_{tL}	(1)	CR_3		17		$I_{\rm DD} = 5 \text{ to } 6V$	(0.25V _{DD}	0.	$7V_{DD}$	V
	V_{tH}		C_1, C	R_2	5,7		$I_{DD} = 5 \text{ to } 6V$	•	0.5Vref		5Vref	mΫ
			- 1, -	4	-,-		о о о о о		-250	٠.	+250	414 4
	$V_{\rm tL}$	(2)	C_1,C	R ₀	5,7	1	$I_{DD} = 5 \text{ to } 6V$		3/8Vref	3/	8Vref	mV
		\ _/	01,0	2	٥,٠		- DD 0 to 0 t		- 250	3/	+250	TIL V
Output 'H'-Level	v_{oh}		PO,C	!Ro	16,17	Ţ	OH = -10 mA	v	DD-2.5		V _{DD}	v
Voltage	· On		- 0,0	7-53	10,11	•	0H — 1011171	٧	DD - 2.0		V DD	V
Output 'L'-Level	V_{OL}	(1)	$\overline{\mathrm{D_1}}$ to	$\overline{D_r}$	15 to 11	1 T	$_{\rm OL}$ = 25mA		· V	17	1 0	17
Voltage	VOL		PO	25	16		OL = 20 mA		V _{SS}		+1.9	V V
Output OFF	IOFF			SC,CR3			OL TORIA		V _{SS} -5	V SS	3+2.5	
Leakage Current	l _{OFF}		C_1,C		5,7		$V_{OUT} = V_{SS}$				0	μA
Dountage Ourrent	IOFF		$\frac{\overline{D_1}}{\overline{D_1}}$ to		15 to 11				0		5	μA
Output ON	RON		C_1,C		5,7		V _{OUT} =V _{DD}	_ 17			5	μA
Resistance	RON		R_1	reZ	4	7	$V_{\rm DD} = 5 \text{V}, \text{V}_{\rm OU}$	T-VE	0 0		300	Ω
Input Impedance		(2)	SIG		3		$V_{\rm DD} = 5V_{\rm O}V_{\rm O}U_{\rm DD}$			150	1	kΩ
input impedance	Z_{IN}		SIG		ა		C _{NF} : AC grou	naea,	100	170	260	$k\Omega$
Input 'H'-Level	T (1)	CIO		n ·		=10kHz	**		40 5		
Current	I _{IH} (1)	SIG		3		$/ref = V_{DD} = 5$	ν,	11.5	19.5	32.5	μA
Current	1 (o)	un	MIN I	10.10		$V_{\rm IN} = V_{\rm DD}$					
Innut (T.) I amal	l _{IH} (OWN	18,19		$V_{\rm DD} = 5 V_1 V_{\rm IN}$			50	100	μΑ
Input 'L'-Level	I _{IL} (L)	SIG		3		/ref=V _{DD} =5	ν,	-16	-9.5	-5	μA
Current	, ,	۵١	****		00		$V_{\rm IN} = V_{\rm SS}$					
Input Leakage	I _{IH} (INH		20		$V_{\rm IN} = V_{\rm DD}$	-	0		5	μΑ
Current	I _{IL} (2	4)	INH		20		$V_{\rm IN} = V_{\rm SS}$		-5		0	μA
Supply Current	Iref		Vref		8	($CR_3, OSC = V_D$	D,	0		3	mA
							$C_{NF}, \overline{INH} = V_{S}$	S,				
	_					C	thers : open					
	I_{DD}		V_{DD}		9	(CR ₃ ,OSC,		0		2.5	mA
						1	$V_{ref} = V_{DD}, C_N$	F,				
						Ī	$\overline{NH} = V_{SS}$,				-	
						0	thers : onen					
		_		F31			ce, – : Flowi					


LC7515

T-77-21


Equivalent Circuit Block Diagram



Sample Application Circuit 1




Sample Application Circuit 2




Sample Application Circuit 3: Automatic programming of preceding or following 1 selection at the time of application of power or completion of music selection (Plunger ON during music selection)

LC7515



Automatic programming of preceding or following 1 selection at the time of completion of music selection


In this application, V_{DD} and V_{ref} rise modes must meet the following condition.



Vref level must not exceed 1/2V_{DD} during T_P period.

If V_{DD} and Vref rise modes are V_{DD}=Vref or V_{DD}=Vref, Sample Application Circuit 4 shown below can be used for automatic programming of preceding or following 1 selection.

Sample Application Circuit 4: Automatic programming of preceding or following 1 selection at the time of application of power or completion of music selection (Plunger ON during music selection)



Condition

 V_{DD} rise time must be much shorter than Rø*Cø time constant.

Operation Description

(1) Application of power

Initialization at the time of application of power is made automatically by the initialization circuit, that is to say, the undermentioned \overline{INH} F·F is set and the timing generator and auto select logic unit are initialized. (Refer to Block Diagram.)

(2) Music selection start

Music selection is started by changing-over the level of \overline{INH} pin from "L" to "H" while power supply is applied.

In order that ① when music selection is started with any unrecorded section, this section is prevented from being sensed and ② when the REW music selection is started with any head of music (recorded section), the unrecorded section immediately following this head is prevented from being sensed, the unrecorded section sense unit functions as follows:

In either mode of these two where music selection is started, C_1 is discharged and the \overline{INH} F·F is set. Therefore, for ①, audio signal is input to SIG pin and P channel transistor at R_1 pin is turned ON and C_1 is charged up through external resistor R_1 . When the charged-up voltage exceeds the check level of the Schmitt comparator at C_1 pin, the output (recorded section sense clock) of the Schmitt comparator at C_1 pin is set at "H" level, the \overline{INH} F·F is reset, and unrecorded section sense operation in (3) is started. (Refer to period A of Timing Chart.)

For ②, since music selection is started with the head of music (recorded section), C_1 is charged up immediately. However, next unrecorded section comes before C_1 charge-up voltage reaches the check level of the Schmitt comparator during the period of $C_1 \cdot R_1$ time constant and C_1 is discharged by the built-in N channel transistor.


Thus, the $\overline{\text{INH}}$ F·F is not reset and the same operation as in 1 occurs thereafter and the unrecorded section sense operation is entered.

When releasing inhibit mode with the mechanism-coupled switch, some delay between switch ON/OFF signal and $\overline{\text{INH}}$ pin input signal may be required. With the Schmitt inverter built in INH-pin, this delay can be caused easily with an external integrator.

(3) Unrecorded section sense operation

When audio signal is input from SIG pin, N channel transistor at CR_2 pin is turned ON and CR_2 pin is set at "L" level. External capacitor C_2 is charged up. When an unrecorded section is reached and audio signal disappears, N channel transistor at CR_2 pin is turned OFF. Capacitor C_2 starts discharging through external resistor R_2 . When CR_2 pin voltage rises and exceeds the check level of the built-in Schmitt comparator, Schmitt comparator output (unrecorded section sense clock) changes from "H" level to "L" level and the unrecorded section is counted. (Refer to A) A0 of Time Chart.)

As a precaution to be taken in application, it should be noted that the following phenomenon may occur. If pulse noise exists during the unrecorded section sense operation, N channel transistor at CR_2 pin is turned ON, external capacitor is charged up instantaneously, and then the set-up period of discharge time is needed, and thereby the unrecorded section sense operation goes imperfect. To avoid this phenomenon, the unrecorded section sense time is improved by inserting resistor R_2 between CR_2 pin and external C_2 , R_2 .



Unrecorded section sense time t can be calculated by the following formula.

$$t = c_2 R_2 \ln \left(\frac{1}{1 - \frac{(1/2 V_{\text{ref}} \pm 250 \text{mV})}{V_{\text{ref}}}} \right) \pm 250 \text{mV} \cdot \text{Schmitt comparator offset}$$

$$t \text{(typ)} = c_2 R_2 \ln_2 = 0.693 C_2 R_2$$

$$C_2 : \text{External capacitor capacitance (F)}$$
With no offset of Schmitt comparator


 R_2 : External resistor resistance (Ω)

(4) Recorded section sense operation

When an unrecorded section is sensed, external capacitor at C_1 pin is discharged in readiness for next recorded section sense operation and Schmitt comparator output (recorded section sense clock) at C_1 pin is set at "L" level.

The unrecorded section count clock is a NAND output of recorded section sense clock and unrecorded section sense clock and unrecorded section count operation is performed only when unrecorded section count clock is changed-over from "L" level to "H" level. Therefore, when recorded section sense clock is set at "L" level, unrecorded section count clock remains at "H" level regardless of unrecorded section sense clock mode and unrecorded section count operation is stopped. This mode remains until C_1 is charged up and Schmitt comparator output at \hat{C}_1 pin is set at "H" level after the continuation of recorded mode for the period of time fixed by C1, R1. When recorded section sense clock is set at "H" level at the time unrecorded section sense clock is at "H" level, unrecorded section sense clock is set at "L" level and unrecorded section count standby mode takes place. When next unrecorded section is sensed, count operation is performed. As a result, pulse noise existing within the period of time fixed by C_1 , R_1 is not identified as a recorded mode and unrecorded section which follows noise is not counted. (Refer to period B of Pulse Noise Reject Operation Time Chart.) C1 is discharged each time unrecorded section is sensed, so if the pulse noise period is shorter than the unrecorded section sense time fixed by C2, R2, C1 is not charged up and pulse noise can be rejected, no matter how many times pulse noise occurs. Operations of 3 to 4 are repeated thereafter.

Unrecorded Section Count Operation Timing Chart



Pin Description

Pin Name	Pin No.	Input/Output	Pin Description
V _{DD} V _{SS}	9 10		Pin for applying power $V_{SS} = 0V, V_{DD} = 5.0 \text{ to } 11.0V$
Vref	8		 Fixes check level of comparator, Schmitt comparator inside IC and supplies bias voltage of preamp. Source power supply for P channel open drain transistor at R₁ pin To secure accurate music select operation, voltage on this pin must be stabilized with Zener diode, etc. connected externally.
SIG	3	R Cs. Preamp Externally attached	 Input pin for unrecorded section sense audio signal Preamp (input impedance 150kΩ typ.) is built in and input sensitivity is — 52dBm (typ.). Biased 3/8Vref (typ.) at pin open mode and used with capacitor coupling

Continued on next page.

Continued from	preceding page.
----------------	-----------------


Pin Name		Input/Output	Pin Description				
C _{NF}	2	Externally attached RNF SIG CNF COL R1 CNF Preump Cx ACUT	Pin for setting preamp gain. Used for AC amp by connecting C, R across this pin and GND. Use capacitor with less leak current. Biased 3/8Vref (typ.) at pin open mode				
A _{OUT}	1	SIG PNF COL CNF Preamp CNFZZ CX AOUT	 Pin for setting preamp gain. Used with C, R connected across this pin and C_{NF}. Pin for setting preamp attenuation at high frequencies. Used with C connected across this pin and GND. 				
$ m R_1$	4	N _{ref} V _{ref}	 Pin for connecting external resistor which forms recorded section sense integrator By connecting high resistor across this pin and C₁, C₁ is charged up through this resistor while being in recorded section. (Note) Recorded section sense time differs according to high input or low input. P channel open drain 				
Cı	5	C1 Schmitt Comparator C1 222 Externally attached	 Pin for connecting external capacitor which forms recorded section sense integrator With built-in Schmitt comparator, recorded section sense operation is performed when pin voltage exceeds 1/2Vref. Each time unrecorded section is sensed, capacitor is discharged, so recorded section sense integral action is repeated and pulse noise in unrecorded section is rejected. To prevent latch-up, R_X is recommended. 				
osc	6	Externally attached Vod	 Pin for external CR for oscillator needed to operate internal logic unit. Oscillation occurs only at the time of counting unrecorded section or changing program, and no oscillation occurs at the time of other than these operations. Response time elapsing until program is changed after program switch (UP or DOWN) is turned ON is 3 times (3×Tosc) as long as oscillation cycle (Tosc). By increasing CR time constant, program SW chattering can be rejected. 				
CR_2	7	Vref C2 R2 Vref Schmitt Comparator attached	 Pin for external CR which set unrecorded section sense time With built-in Schmitt comparator, unrecorded section sense operation is performed when pin voltage exceeds 1/2Vref. Unrecorded section sense time (t) is calculated by the following formula. t(typ.)=0.693 C₂ R₂ C₂: External capacitor capacitance (F) R₂: External resistor resistance (Ω) 				
$\begin{array}{c} \overline{D_1} \\ \overline{D_2} \\ \overline{D_3} \\ \overline{D_4} \end{array}$	15 14 13 12		 Output pin for LED driver for displaying programmed number of selections N channel open drain output 				


Continued from preceding page.


Pin Name	Din Ma	Imput/Out-ut	Di. D
Em Name	rmino.	Input/Output	Pin Description
РО	16	Y00	 Pin for outputting positive pulse after completion of music selection. Pulse width depends on time constant of CR externally attached to CR₃ pin. CMOS complementary output Pulse width: Depending on CR at CR₃ pin Selecting music Play
CR3	17	Externally attached	Pin for external CR which fix output pulse width at Po pin Input/output pin with built-in Schmitt type inverter CR3 PO Output pin for driving plunger-ON mechanism (during music selection) at no program mode at the time of completion of music selection and application of power In this case, resistor only is connected and no capacitor is used. (Refer to Sample Application Circuit 1.) CR3 Selecting music Play When number of selections is programmed, high level is output. P channel open drain output
UP	18		 Input pin for setting number-of-selections program in upward direction □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □
DOWN	19		 Input pin for setting number-of-selections program in downward direction
ĪNĦ	20	High level while unrecorded section sensing	 Pin for inhibiting operation of unrecorded section sense unit and recorded section sense unit Input low level causes inhibit mode. Normally, inhibit mode is released only during music selection. It is possible to freely program number of selections even at inhibit mode. With built-in Schmitt inverter and FF which memorizes inhibit mode


AUDIO-USE MOS IC CASE OUTLINES


- All of Sanyo audio-use MOS IC case outlines are illustrated below.
- All dimensions are in mm, and dimensions which are not followed by min. or max. are represented by typical values.
- •No marking is indicated.






























































SANYO: DIP24S

