

SANYO

AF Power Amplifier (Split Power Supply) (40W + 40W min, THD = 0.08%)


Features

- Pin-compatible with the STK4102II series. The STK4101V series use the same package and are available for output 15W to 50W.
- Built-in muting circuit to cut off various kinds of pop noise
- Greatly reduced heat sink due to substrate temperature 125°C guaranteed
- Distortion 0.08% due to current mirror circuit
- Excellent cost performance

Package Dimensions

unit: mm

4040

**Specifications****Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		±49	V
Thermal resistance	θ _{j-c}		1.8	°C/W
Junction temperature	T _j		150	°C
Operating substrate temperature	T _c		125	°C
Storage temperature *	T _{stg}		-30 to +125	°C
Available time for load short-circuit	t _s *1	V _{CC} = ±32.5V, R _L = 8Ω, f = 50Hz, P _o = 40W	2	s

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		±32.5	V
Load resistance	R _L		8	Ω


SANYO Electric Co., Ltd. Semiconductor Business Headquarters
 TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Operating Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = \pm 32.5\text{V}$, $R_L = 8\Omega$, $VG = 40\text{dB}$, $R_g = 600\Omega$,
 R_L : non-inductive load

Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current	I_{CC0}	$V_{CC} = \pm 39\text{V}$	20	40	100	mA
Output power	$P_O(1)$	$\text{THD} = 0.08\%$, $f = 20\text{Hz}$ to 20kHz	40			W
	$P_O(2)$	$V_{CC} = \pm 28\text{V}$, $\text{THD} = 1.0\%$, $R_L = 4\Omega$, $f = 1\text{kHz}$	45			W
Total harmonic distortion	THD	$P_O = 1.0\text{W}$, $f = 1\text{kHz}$			0.08	%
Frequency response	f_L, f_H	$P_O = 1.0\text{W}$, $\frac{+0}{-3} \text{ dB}$		20 to 50k		Hz
Input impedance	r_i	$P_O = 1.0\text{W}$, $f = 1\text{kHz}$		55		k Ω
Output noise voltage	$V_{NO}^{\text{*2}}$	$V_{CC} = \pm 39\text{V}$, $R_g = 10\text{k}\Omega$			1.2	mVrms
Neutral voltage	V_N	$V_{CC} = \pm 39\text{V}$	-70	0	+70	mV
Muting voltage	V_M		-2	-5	-10	V


Notes. For power supply at the time of test, use a constant-voltage power supply unless otherwise specified.

- *1 For measurement of the available time for load short-circuit and output noise voltage, use the specified transformer power supply shown right.
- *2 The output noise voltage is represented by the peak value on rms scale (VTVM) of average value indicating type. For AC power supply, use an AC stabilized power supply (50Hz) to eliminate the effect of flicker noise in AC primary line.




Specified Transformer Power Supply
(Equivalent to MG-200)




Equivalent Circuit












Sample Application Circuit




Sample Printed Circuit Pattern for Application Circuit (Cu-foiled side)

Unit (resistance: Ω , capacitance: pF)





Description of External Parts




■ 7997076 0020860 589 ■

321

C3, C4	<p>Input filter capacitors</p> <ul style="list-style-type: none"> A filter formed with R5 or R6 can be used to reduce noise at high frequencies.
C5, C6	<p>Input coupling capacitors</p> <ul style="list-style-type: none"> Used to block DC current. When the reactance of the capacitor increases at low frequencies, the dependence of 1/f noise on signal source resistance causes the output noise to worsen. It is better to decrease the reactance. To reduce the pop noise at the time of application of power, it is effective to increase C5, C6 that fix the time constant on the input side and to decrease C9, C10 on the NF side.
C9, C10	<p>NF capacitors</p> <ul style="list-style-type: none"> These capacitors fix the low cutoff frequency as shown below. $f_L = \frac{1}{2\pi \cdot C9 \cdot R7} \text{ [Hz]}$ <p>To provide the desired voltage gain at low frequencies, it is better to increase C9. However, do not increase C9 more than needed because the pop noise level becomes higher at the time of application of power.</p>
C19	<p>Decoupling capacitor</p> <ul style="list-style-type: none"> Used to eliminate the ripple components that mix into the input side from the power line (+V_{CC}).
C15, C16	<p>Bootstrap capacitors</p> <ul style="list-style-type: none"> When the capacitor value is decreased, the distortion is liable to be higher at low frequencies.
C17, C18	<p>Oscillation blocking capacitors</p> <ul style="list-style-type: none"> Must be inserted as close to the IC power supply pins as possible so that the power supply impedance is decreased to operate the IC stably. Electrolytic capacitors are recommended for C17, C18.
C20	<p>Capacitor for ripple filter</p> <ul style="list-style-type: none"> Capacitor for the TR12-used ripple filter in the IC system
C13	<p>Oscillation blocking capacitor</p> <ul style="list-style-type: none"> A polyester film capacitor, being excellent in temperature characteristic, frequency characteristic, is recommended for C13.
R5, R6	Resistors for input filter
R3, R4	<p>Input bias resistors</p> <ul style="list-style-type: none"> Used to bias the input pin potential to zero. These resistors fix the input impedance practically.
R7, R9 (R8, R10)	<p>These resistors fix voltage gain VG.</p> <p>It is recommended to use R7 (R8) = 560Ω, R9 (R10) = 56kΩ for VG = 40dB.</p> <ul style="list-style-type: none"> To adjust VG, it is desirable to change R7 (or R8). When R7 (or R8) is changed to adjust VG, R3 (=R4) = R9 (=R10) must be set to ensure V_N balance.
R11, R20 (R12, R21)	<p>Bootstrap resistors</p> <ul style="list-style-type: none"> The quiescent current is set by these resistors 3.3kΩ + 3.3kΩ. It is recommended to use this resistor value.
R15	<p>Resistor for ripple filter</p> <ul style="list-style-type: none"> (Limiting resistor for predriver TR at the time of load short)
R14	Used to ensure plus/minus balance at the time of clip.
R18, R19	<p>Resistor for ripple filter</p> <ul style="list-style-type: none"> When muting TR13 is turned ON, current flows from ground to -V_{CC} through TR 13. It is recommended to use 1kΩ (1W) + 1kΩ (1W) allowing for the power that may be dissipated on that occasion.
R24, R25	Oscillation blocking resistors
R22, R23	Oscillation blocking resistors
L1, L2	Oscillation blocking coils

Sample Application Circuit (protection circuit and muting circuit)



Thermal Design

The IC power dissipation of the STK4171V at the IC-operated mode is 61W max. at load resistance 8Ω and 86W max. at load resistance 4Ω (simultaneous drive of 2 channels) for continuous sine wave as shown in Figure 1 and 2.




Figure 1. STK4171V $P_d - P_o$ ($R_L = 8\Omega$)




Figure 2. STK4171V $P_d - P_o$ ($R_L = 4\Omega$)

In an actual application where a music signal is used, it is impractical to estimate the power dissipation based on the continuous signal as shown above, because too large a heat sink must be used. It is reasonable to estimate the power dissipation as 1/10 P_o max. (EIAJ).

That is, $P_d = 38W$ at 8Ω , $P_d = 49W$ at 4Ω

Thermal resistance θ_{c-a} of a heat sink for this IC power dissipation (P_d) is fixed under conditions 1 and 2 shown below.

$$\text{Condition 1: } T_c = P_d \times \theta_{c-a} + T_a \leq 125^\circ\text{C} \dots \quad (1)$$

where T_a : Specified ambient temperature

T_c : Operating substrate temperature

$$\text{Condition 2: } T_j = P_d \times (\theta_{c-a}) + P_d/4 \times (\theta_{j-c}) + T_a \leq 150^\circ\text{C} \dots \quad (2)$$

where T_j : Junction temperature of power transistor

Assuming that the power dissipation is shared equally among the four power transistors (2 channels \times 2), thermal resistance θ_{j-c} is 1.8°C/W and

$$P_d \times (\theta_{c-a} + 1.8/4) + T_a \leq 150^\circ\text{C} \dots \quad (3)$$

Thermal resistance θ_{c-a} of a heat sink must satisfy inequalities (1) and (3).

Figure 3 shows the relation between P_d and θ_{c-a} given from (1) and (3) with T_a as a parameter.

[Example] The thermal resistance of a heat sink is obtained when the ambient temperature specified for a stereo amplifier is 50°C .

Assuming $V_{CC} = \pm 32.5V$, $R_L = 8\Omega$,

$V_{CC} = \pm 28V$, $R_L = 4\Omega$,

$R_L = 8\Omega$: $P_d1 = 38W$ at 1/10 P_o max.

$R_L = 4\Omega$: $P_d2 = 49W$ at 1/10 P_o max.

The thermal resistance of a heat sink is obtained from Figure 3.

$R_L = 8\Omega$: $\theta_{c-a1} = 1.97^\circ\text{C/W}$

$R_L = 4\Omega$: $\theta_{c-a2} = 1.53^\circ\text{C/W}$

T_j when a heat sink is used is obtained from (3).

$R_L = 8\Omega$: $T_j = 141.9^\circ\text{C}$

$R_L = 4\Omega$: $T_j = 147^\circ\text{C}$




Figure 3. STK4171V $\theta_{c-a} - P_d$