



## N-Channel 30-V (D-S), 175°C MOSFET PWM Optimized

### CHARACTERISTICS


- N-Channel Vertical DMOS
- Macro Model (Model Subcircuit Schematic)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model schematic is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.









| SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED) |                     |   |         |      |
|---|---------------------|---|---------|------|
| Parameter   | Symbol              | Test Conditions   | Typical | Unit |
| <b>Static</b>   |                     |   |         |      |
| Gate Threshold Voltage  | V <sub>GS(th)</sub> | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA   | 1.67    | V    |
| On-State Drain Current <sup>a</sup>                           | I <sub>D(on)</sub>  | V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V   | 621     | A    |
| Drain-Source On-State Resistance <sup>a</sup>                 | r <sub>DS(on)</sub> | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A   | 0.007   | Ω    |
|   |                     | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A  | 0.011   |      |
|   |                     | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A, 125°C  | 0.0108  |      |
|   |                     | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A, 175°C  | 0.0127  |      |
| Forward Transconductance <sup>a</sup>                         | g <sub>fs</sub>     | V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A   | 51      | S    |
| Diode Forward Voltage <sup>a</sup>                            | V <sub>SD</sub>     | I <sub>F</sub> = 70 A, V <sub>GS</sub> = 0 V  | 0.92    | V    |
| <b>Dynamic<sup>b</sup></b>                                    |                     |   |         |      |
| Input Capacitance   | C <sub>iss</sub>    | V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz  | 2681    | pf   |
| Output Capacitance  | C <sub>oss</sub>    |   | 664     |      |
| Reverse Transfer Capacitance                                  | C <sub>rss</sub>    |   | 310     |      |
| Total Gate Charge <sup>c</sup>                                | Q <sub>g</sub>      | V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 70 A   | 46      | nC   |
| Gate-Source Charge <sup>c</sup>                               | Q <sub>gs</sub>     |   | 8.5     |      |
| Gate-Drain Charge <sup>c</sup>                                | Q <sub>gd</sub>     |   | 11      |      |
| Turn-On Delay Time <sup>c</sup>                               | t <sub>d(on)</sub>  | V <sub>DD</sub> = 15 V, R <sub>L</sub> = 0.21 Ω<br>I <sub>D</sub> ≡ 70 A, V <sub>GEN</sub> = 10 V, R <sub>G</sub> = 2.5 Ω | 13      | ns   |
| Rise Time <sup>c</sup>  | t <sub>r</sub>      |   | 11      |      |
| Turn-Off Delay Time <sup>c</sup>                              | t <sub>d(off)</sub> |   | 35      |      |
| Fall Time <sup>c</sup>  | t <sub>f</sub>      |   | 12      |      |
| Source-Drain Reverse Recovery Time                            | t <sub>rr</sub>     | I <sub>F</sub> = A, di/dt = 100 A/μs  | 35      |      |

### Notes

- Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- Guaranteed by design, not subject to production testing.
- Independent of operating temperature



## COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.