General Description Features The VCX16839 contains twenty non-inverting selectable ■ Compatible with PC100 and PC133 DIMM module buffered or registered paths. The device can be configured specifications to operate in a registered, or flow through buffer mode by ■ 1.65V–3.6V V_{CC} supply operation utilizing the register enable (REGE) and Clock (CP) sig-■ 3.6V tolerant inputs and outputs nals. The device operates in a 20-bit word wide mode. All ■ t_{PD} (CP to O_n) outputs can be placed into 3-STATE through use of the OE pin. These devices are ideally suited for buffered or regis-3.2 ns max for 3.0V to 3.6V V_{CC} tered 168 pin and 200 pin SDRAM DIMM memory mod-4.4 ns max for 2.3V to 2.7V V_{CC} ules 8.8 ns max for 1.65V to 1.95V V_{CC} The 74VCX16839 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V. Power-off high impedance inputs and outputs The 74VCX16839 is fabricated with an advanced CMOS Supports live insertion and withdrawal (Note 1) technology to achieve high speed operation while maintain-■ Static Drive (I_{OH}/I_{OL}) ing low CMOS power dissipation. ±24 mA @ 3.0V V_{CC} ±18 mA @ 2.3V V_{CC} ±6 mA @ 1.65V V_{CC} Uses patented noise/EMI reduction circuitry ■ Latch-up performance exceeds 300 mA ■ ESD performance: Human body model > 2000V Machine model > 200V Note 1: To ensure the high-impedance state during power up or power driver. **Ordering Code:** Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code Logic Symbol **Pin Descriptions** 42 43 44 45 46 47 48 49 REGI 03 04 05 06 07 08 09 010 011 012 013 014 015 016 017 018 019

Low Voltage 20-Bit Selectable Register/Buffer with 3.6V

Tolerant Inputs and Outputs

down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

July 1997

Revised April 1999

Order Number	Package Number	Package Descriptions				
74VCX16839MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Dovides also ovoilable	Devices also available in Tapa and Real. Specify by appanding suffix letter "V" to the ordering code					

Pin Names	Description
OE	Output Enable Input (Active LOW)
I ₀ —I ₁₉	Inputs
O ₀ -O ₁₉	Outputs
CP	Clock Pulse Input
REGE	Register Enable Input

FAIRCHILD

74VCX16839

74VCX16839

Connection D	iagram	
$\begin{array}{c} \overline{OE} & - \\ \mathbf{O}_0 & - \\ \mathbf{O}_1 & - \\ \mathbf{O}_2 & - \\ \mathbf{O}_2 & - \\ \mathbf{O}_3 & - \\ \mathbf{O}_3 & - \\ \mathbf{O}_4 & - \\ \mathbf{O}_5 & - \\ \mathbf{O}_6 & - \\ \mathbf{O}_7 & - \\ \mathbf{O}_8 & - \\ \mathbf{O}_8 & - \\ \mathbf{O}_8 & - \\ \mathbf{O}_9 & - \\ \mathbf{O}_9 & - \\ \mathbf{O}_9 & - \\ \mathbf{O}_9 & - \\ \mathbf{O}_8 & - \\ \mathbf{O}_9 & - \\ \mathbf{O}_8 & - \\ \mathbf{O}_9 & - \\ \mathbf{O}_8 & $	1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43	I2 I3 VCC I4 I5 I6 GND I7 I8 I9
$\begin{array}{c} & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & &$	15 42 16 41 17 40 18 39 20 37 21 36 22 55 23 34 24 33 25 32 26 31 27 30 28 29	$- \frac{1}{10}$ $- \frac{1}{11}$ $- \frac{1}{12}$ $- \frac{1}{13}$ $- \frac{1}{14}$ $- \frac{1}{15}$ $- \frac{1}{16}$ $- \frac{1}{17}$

Truth Table

	Inputs			Outputs
СР	REGE	I _n	OE	0 _n
↑	Н	н	L	Н
\uparrow	н	L	L	L
х	L	н	L	н
х	L	L	L	L
х	Х	х	н	Z


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

Functional Description

The 74VCX16839 consists of twenty selectable non-inverting buffers or registers with word wide controls. Mode functionality is selected through operation of the CP and REGE pin as shown by the truth table. When REGE is held at a logic "1" the device operates as a 20-bit register. Data is transferred from I_n to O_n on the rising edge of the CP pin. When the REGE pin is held at a logic "0" the device operates in a flow through mode and data propagates directly from the I_n to the O_n outputs. All outputs can be 3-stated by holding the \overline{OE} pin at a logic "1."



www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 3)	–0.5V to V_CC +0.5V
DC Input Diode Current (I _{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V_{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C

Recommended Operating Conditions (Note 4)	g
Power Supply	
Operating	1.65V to 3.6V
Data Retention Only	1.2V to 3.6V
Input Voltage	-0.3V to +3.6V
Output Voltage (V _O)	
Output in Active States	0V to V _{CC}
Output in "OFF" State	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
V _{CC} = 1.65V to 2.3V	±6 mA
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
$V_{\text{IN}} = 0.8 \text{V}$ to 2.0V, $V_{\text{CC}} = 3.0 \text{V}$	10 ns/V
Note 2: The Absolute Maximum Ratings are those	values beyond which

74VCX16839

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_{O} Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V $< V_{CC} \leq 3.6V)$

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
VIL	LOW Level Input Voltage		2.7 – 3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$	2.7 – 3.6	V _{CC} - 0.2		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 – 3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
1	Input Leakage Current	$0 \le V_I \le 3.6V$	2.7 – 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ $V_I = V_{IH}$ or V_{IL}	2.7 – 3.6		±10	μΑ
OFF	Power-OFF Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10	μΑ
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7 – 3.6		20	μΑ
		$V_{CC} \leq (V_I, V_O) \leq 3.6V \text{ (Note 5)}$	2.7 – 3.6		±20	μΑ
۵l _{cc}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

74VCX16839

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
√ _{он}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 – 2.7	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		I _{OH} = -18 mA	2.3	1.7		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 2.7		0.2	V
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	V
I	Input Leakage Current	$0 \le V_I \le 3.6V$	2.3 – 2.7		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3 – 2.7		±10	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.5 - 2.7		10	μΑ
OFF	Power-OFF Leakage Current	$0 \le (V_{I}, V_{O}) \le 3.6V$	0		10	μΑ
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μΑ
		$V_{CC} \le (V_1, V_0) \le 3.6V$ (Note 6)	2.3 - 2.7	1	±20	μA

Note 6: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{\text{CC}}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.4		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	V
l _l	Input Leakage Current	$0 \le V_l \le 3.6V$	1.65 - 2.3		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	1.00 - 2.0			μΑ
I _{OFF}	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 7)	1.65 - 2.3		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics VCX16839 (Note 8)

		$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C}$ to $+\textbf{85}^{\circ}\textbf{C},~\textbf{C}_{\textbf{L}}=\textbf{30}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$						
Symbol	Parameter	$V_{CC}=3.3V\pm0.3V$		$V_{CC}=\textbf{2.5V}\pm\textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL}	Prop Delay I _n to O _n	0.8	2.5	1.0	3.5	1.5	7.0	ns
t _{PLH}	(REGE = 0)							
t _{PHL}	Prop Delay CP to On	0.8	3.2	1.0	4.4	1.5	8.8	ns
t _{PLH}	(REGE = 1)							
t _{PHL} , t _{PLH}	Prop Delay REGE to On	0.8	4.0	1.0	5.0	1.5	9.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.8	1.0	4.9	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.7	1.0	4.2	1.5	7.6	ns
t _S	Setup Time	1.0		1.0		2.5		ns
t _H	Hold Time	0.7		0.7		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL}	Output to Output Skew		0.5		0.5		0.75	ns
t _{OSLH}	(Note 9)							

Note 8: For $C_L = 50 PF$, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Extended AC Electrical Characteristics (Note 10)

Symbol	Parameter		$\label{eq:TA} \begin{split} T_A = -0^\circ C \ to + 85^\circ C, \ R_L = 500 \Omega \ V_{CC} = 3.3 V \pm 0.3 V \\ \hline C_I = 50 \ pF \end{split}$		
Gymbol	i al alleter	Min	Мах	Units	
t _{PHL} , t _{PLH}	Prop Delay I_n to O_n (REGE = 0)	1.0	2.8	ns	
t _{PHL} , t _{PLH}	Prop Delay CP to O _n (REGE = 1)	1.4	3.5	ns	
t _{PHL} , t _{PLH}	Prop Delay REGE to On	1.0	4.3	ns	
t _{PZL} , t _{PZH}	Output Enable Time	1.0	4.1	ns	
t _{PLZ} , t _{PHZ}	Output Disable Time	1.0	4.0	ns	
t _S	Setup Time	1.0		ns	
t _H	Hold Time	0.7		ns	

Note 10: This parameter is guaranteed by characterization but not tested.

Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance


Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
			Typical	
CIN	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_{I} = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

www.fairchildsemi.com

74VCX16839



www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.