

Data Sheet July 1999 File Number 2385.3

# 22A, 100V, 0.080 Ohm, N-Channel Power MOSFETs

These N-Channel power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, and relay drivers. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA9845.

## **Ordering Information**


PART NUMBER	PACKAGE	BRAND
RFP22N10	TO-220AB	RFP22N10
RF1S22N10SM	TO-263AB	F1S22N10

NOTE: When ordering use the entire part number. Add the suffix, 9A, to obtain the TO-263AB variant in tape and reel, e.g. RF1S22N10SM9A.

#### **Features**


- 22A, 100V
- $r_{DS(ON)} = 0.080\Omega$
- UIS SOA Rating Curve (Single Pulse)
- · SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- 175°C Operating Temperature
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

# Symbol




#### **Packaging**

JEDEC TO-220AB



**JEDEC TO-263AB** 



#### RFP22N10, RF1S22N10SM

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	RF1S22N10SMS	UNITS
Drain to Source Voltage (Note 1)V <sub>DSS</sub>	100	V
Drain to Gate Voltage ( $R_{GS} = 1M\Omega$ ) (Note 1)	100	V
Gate to Source Voltage	±20	V
Continuous Drain Current	22 50	A A
Maximum Power Dissipation	100	W
Linear Derating Factor	0.67	W/oC
Operating and Storage Temperature	-55 to 175	°C
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	300 260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

#### **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 250 \mu A, V_{GS} = 0$	100	-	-	V	
Gate to Source Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250µ	2	-	4	V	
Zero-Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 80V, V_{GS} = 0V$ $V_{DS} = 80V, V_{GS} = 0V, T_{C} = 150^{\circ}C$		-	-	1	μΑ
				-	-	50	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0$	-	-	±100	nA	
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	I <sub>D</sub> = 22A, V <sub>GS</sub> = 10V (Figure 8)		-	-	0.080	Ω
Turn-On Time	t <sub>(ON)</sub>	V <sub>DD</sub> = 50Vwwwwwww	-	-	60	ns	
Turn-On Delay Time	t <sub>d(ON)</sub>	$R_L = 4.5\Omega$ , $V_{GS} = 10V$ $R_{GS} = 25\Omega$	-	13	-	ns	
Rise Time	t <sub>r</sub>	(Figure 11)	-	24	-	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	65	-	ns
Fall Time	t <sub>f</sub>			-	18	-	ns
Turn-Off Time	t <sub>(OFF)</sub>		-	-	120	ns	
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 0V to 20V	$\begin{aligned} & V_{DD} = 80 \text{V, } I_D \approx 22 \text{A,} \\ & R_L = 3.64 \Omega \\ & I_{g(REF)} = 1 \text{mA} \\ & (\text{Figure 11}) \end{aligned}$	-	-	150	nC
Gate Charge at 10V	Q <sub>G(10)</sub>	V <sub>GS</sub> = 0V to 10V		-	-	75	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 0V \text{ to } 2V$		-	-	3.5	nC
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	1.5	oC/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220 and TO-263		-	-	62	oC/W

#### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	I <sub>SD</sub> = 22A	-	-	1.5	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 22A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	200	ns

### NOTE:

2. Pulse Test: Pulse Duration = 300µs maximum, duty cycle = 2%.

#### Typical Performance Curves Unless otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. SATURATION CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 6. TRANSER CHARACTERISTICS

# Typical Performance Curves Unless otherwise Specified (Continued)





FIGURE 7. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 9. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 10. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 11. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

#### Test Circuits and Waveforms




FIGURE 12. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 13. UNCLAMPED ENERGY WAVEFORMS




FIGURE 14. SWITCHING TIME TEST CIRCUIT




FIGURE 15. RESISTIVE SWITCHING WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORMS

#### RFP22N10, RF1S22N10SM

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7000 FAX: (407) 724-7240 **EUROPE** 

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111

FAX: (32) 2.724.22.05

**ASIA** 

Tel: (886) 2 2715 3029