

**Table A-1. Maximum Ratings**

<b>Num</b>	<b>Rating</b>	<b>Symbol</b>	<b>Value</b>	<b>Unit</b>
1	Supply Voltage <sup>1,2</sup>	V <sub>DD</sub>	-0.3 to +6.5	V
2	Input Voltage <sup>1,2,3,4</sup>	V <sub>IN</sub>	-0.3 to +6.5	V
3	Instantaneous Maximum Current Single pin limit (applies to all pins) <sup>1,4,5,6</sup>	I <sub>D</sub>	25	mA
4	Operating Maximum Current Digital input disruptive current <sup>4,5,6</sup> $V_{SS} - 0.3 \leq V_{IN} \leq V_{DD} + 0.3$	I <sub>ID</sub>	-500 to +500	μA
5	Flash EEPROM Program/Erase Supply Voltage <sup>7,8</sup>	V <sub>FPE</sub>	(V <sub>DD</sub> - 0.35) to +12.6	V
6	Operating Temperature Range MC68F333 "C" Suffix	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to +85	°C
7	Storage Temperature Range	T <sub>STG</sub>	-55 to +150	°C

## NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
3. All functional non-supply pins are internally clamped to V<sub>SS</sub>. All functional pins except EXTAL and XFC are internally clamped to V<sub>DD</sub>.
4. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current condition.
5. This parameter is periodically sampled rather than 100% tested.
6. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.
7. V<sub>FPE</sub> must not be raised to programming level while V<sub>DD</sub> is below specified minimum value. V<sub>FPE</sub> must not be reduced below minimum specified value while V<sub>DD</sub> is applied.
8. Flash EEPROM modules can be damaged by power-on and power-off V<sub>FPE</sub> transients. Maximum power-on overshoot tolerance is 13.5 V for periods of less than 30 ns.

A

**Table A-2. Typical Ratings**

Num	Rating	Symbol	Value	Unit
1	Supply Voltage	V <sub>DD</sub>	5.0	V
2	Operating Temperature	T <sub>A</sub>	25	°C
3	V <sub>DD</sub> Supply Current RUN LPSTOP, VCO Off LPSTOP, External clock, max f <sub>sys</sub>	I <sub>DD</sub>	90 125 3	mA μA μA
4	Clock Synthesizer Operating Voltage	V <sub>DDSYN</sub>	5.0	V
5	V <sub>DDSYN</sub> Supply Current VCO on, maximum f <sub>sys</sub> External Clock, maximum f <sub>sys</sub> LPSTOP, VCO off V <sub>DD</sub> powered down	I <sub>DDSYN</sub>	1.0 4.0 250 50	mA mA μA μA
6	RAM Standby Voltage	V <sub>SB</sub>	3.0	V
7	RAM Standby Current Normal RAM operation Standby operation	I <sub>SB</sub>	7.0 40	μA μA
8	Power Dissipation	P <sub>D</sub>	455	mW

A

**Table A-3. Thermal Characteristics**

<b>Num</b>	<b>Characteristic</b>	<b>Symbol</b>	<b>Value</b>	<b>Unit</b>
1	Thermal Resistance Plastic 160-Pin Surface Mount	$\Theta_{JA}$	37	°C/W

The average chip-junction temperature ( $T_J$ ) in C can be obtained from:

$$T_J = T_A + (P_D \Theta_{JA}) \quad (1)$$

where

$T_A$  = Ambient Temperature, °C

$\Theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient, °C/W

$P_D$  =  $P_{INT} + P_{I/O}$

$P_{INT}$  =  $I_{DD} \times V_{DD}$ , Watts — Chip Internal Power

$P_{I/O}$  = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K + (T_J + 273°C) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D + (T_A + 273°C) + \Theta_{JA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

**Table A-4. Clock Control Timing**(V<sub>DD</sub> and V<sub>DDDSYN</sub> = 5.0 Vdc ±10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, 4.194-MHz reference)

Num	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range	f <sub>ref</sub>	25	50	kHz
2	System Frequency <sup>1</sup>	f <sub>sys</sub>	dc	16.78	MHz
	On-Chip PLL Frequency		0.131	16.78	
	External Clock Operation		dc	16.78	
3	PLL Startup Time <sup>2,3,4,5</sup>	t <sub>spill</sub>	—	50	ms
4	PLL Lock Time <sup>2,4,5,6</sup>	t <sub>pli</sub>	—	20	ms
5	Limp Mode Clock Frequency <sup>7</sup>	f <sub>limp</sub>	—	f <sub>sys</sub> max /2	MHz
	SYNCR X Bit = 0		—		
	SYNCR X Bit = 1		—	f <sub>sys</sub> max	
6	CLKOUT Stability <sup>2,4,5,8</sup>	C <sub>stab</sub>	—	0.5	%
	Short term (5 µs interval)		—0.5	0.5	
	Long term (500 µs interval)		-0.05	0.05	

## NOTES:

1. All internal registers retain data at 0 Hz.
2. This parameter is periodically sampled rather than 100% tested.
3. Parameter measured from the time V<sub>DD</sub> and V<sub>DDDSYN</sub> are valid to RESET release.
4. Assumes that an external filter capacitor with a value of 0.1 µF and an insulation resistance greater than 30,000 MΩ is attached to the XFC pin. Total external resistance from the XFC pin due to external leakage sources must be greater than 10 MΩ to guarantee this specification.
5. Proper layout procedures must be followed to achieve specifications.
6. Assumes that stable V<sub>DDDSYN</sub> is applied, and that the crystal oscillator is stable. Lock time is measured from the time V<sub>DD</sub> and V<sub>DDDSYN</sub> are valid to RESET release. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
7. Determined by the initial control voltage applied to the on-chip VCO. The X bit in SYNCR controls a divide by two scaler on the system clock output.
8. Stability is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDDSYN</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>stab</sub> percentage for a given interval.

A

**Table A-5. DC Characteristics**  
 (V<sub>DD</sub> and V<sub>DDDSYN</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Num	Characteristic	Symbol	Min	Max	Unit
1	Input High Voltage	V <sub>IH</sub>	0.7 (V <sub>DD</sub> )	V <sub>DD</sub> + 0.3	V
2	Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> - 0.3	0.2 (V <sub>DD</sub> )	V
3	Input Hysteresis <sup>1,9</sup>	V <sub>HYS</sub>	0.5	—	V
4	Input Leakage Current <sup>2</sup> V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>	I <sub>in</sub>	-2.5	2.5	µA
5	High Impedance (Off-State) Leakage Current <sup>2</sup> V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>	I <sub>OZ</sub>	-2.5	2.5	µA
6	CMOS Output High Voltage <sup>2,3</sup> I <sub>OH</sub> = -10.0 µA	V <sub>OH</sub>	V <sub>DD</sub> - 0.2	—	V
7	CMOS Output Low Voltage <sup>2</sup> I <sub>OL</sub> = 10.0 µA	V <sub>OL</sub>	—	0.2	V
8	Output High Voltage <sup>2,3</sup> I <sub>OH</sub> = -0.8 mA	V <sub>OH</sub>	V <sub>DD</sub> - 0.8	—	V
9	Output Low Voltage <sup>2</sup> I <sub>OL</sub> = 1.6 mA Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE I <sub>OL</sub> = 5.3 mA Group 2 and Group 4 I/O Pins, CSBOOT, BG/CS I <sub>OL</sub> = 12 mA Group 3	V <sub>OL</sub>	— — —	0.4 0.4 0.4	V
10	Data Bus Mode Select Pull-up Current <sup>5</sup> V <sub>In</sub> = V <sub>IL</sub> V <sub>In</sub> = V <sub>IH</sub>	I <sub>MSP</sub>	— -15	-120	µA
11	V <sub>DD</sub> Supply Current <sup>6</sup> RUN <sup>4</sup> RUN, TPU emulation mode RUN, Single-Chip Mode LPSTOP, 32.768-kHz crystal, VCO Off (STSCIM = 0) LPSTOP (External clock input frequency = maximum f <sub>sys</sub> )	I <sub>DD</sub>	— — — — —	160 170 150 350 5	mA mA mA µA mA
12	Clock Synthesizer Operating Voltage	V <sub>DDDSYN</sub>	4.5	5.5	V
13	V <sub>DDDSYN</sub> Supply Current <sup>6</sup> 32.768-kHz crystal, VCO on, maximum f <sub>sys</sub> External Clock, maximum f <sub>sys</sub> LPSTOP, 32.768-kHz crystal, VCO off (STSCIM = 0) 32.768-kHz crystal, V <sub>DD</sub> powered down	I <sub>DDDSYN</sub>	— — — —	1 5 150 100	mA mA µA µA
14	RAM Standby Voltage <sup>7</sup> Specified V <sub>DD</sub> applied V <sub>DD</sub> = V <sub>SS</sub>	V <sub>SB</sub>	0.0 3.0	5.5 5.5	V
15	RAM Standby Current <sup>6</sup> Normal RAM operation <sup>10</sup> V <sub>DD</sub> > V <sub>SB</sub> - 0.5 V Transient condition V <sub>SB</sub> - 0.5 V ≥ V <sub>DD</sub> ≥ V <sub>SS</sub> + 0.5 V Standby operation <sup>7</sup> V <sub>DD</sub> < V <sub>SS</sub> + 0.5 V	I <sub>SB</sub>	— — —	TBD 5 100	µA mA µA
16	Power Dissipation <sup>8</sup>	P <sub>D</sub>	—	880	mW
17	Input Capacitance <sup>2,9</sup> All input-only pins except ADC pins All input/output pins	C <sub>in</sub>	— —	10 20	pF
18	Load Capacitance <sup>2</sup> Group 1 I/O Pins and CLKOUT, FREEZE/QUOT, IPIPE Group 2 I/O Pins and CSBOOT, BG/CS Group 3 I/O pins Group 4 I/O pins	C <sub>L</sub>	— — — —	90 100 130 200	pF

A

**Table A-5. DC Characteristics (Continued)**  
 (V<sub>DD</sub> and V<sub>DDESYN</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

## NOTES:

1. Parameter applies to the following pins:
  - Port ADA: PADA[7:0]/AN[7:0]
    - Port A: PA[7:0]/ADDR[18:11]
    - Port B: PB[7:0]/ADDR[10:3]
  - Port E: PE[7:6]/SIZ[1:0], PE5/AS, PE4/DS, PE3
  - Port F: PF[7:1]/IRQ[7:1], PF0/MODCLK
  - Port G: PG[7:0]/DATA[15:8]
  - Port H: PH[7:0]/DATA[7:0]
  - Port QS: PQS7/TXD, PQS[6:4]/PCS[3:1], PQS3/PCS0/SS, PQS2/SCK, PQS1/MOSI, PQS0/MISO
  - Other: BKPT/DSCLK, PAI, PCLK, RESET, T2CLK, TPUCH[15:0], TSC
2. Input-Only Pins: BKPT/DSCLK, EXTAL, PAI, PCLK, TSC  
 Output-Only Pins: ADDR[2:0], CSBOOT, BG/CS1, CLKOUT, FREEZE/QUOT, DSO/IPIPE, PWMA, PWMB  
 Input/Output Pins:
  - Group 1: Port G: PG[7:0]/DATA[15:8]  
 Port H: PH[7:0]/DATA[7:0]  
 Other: DSI/IFETCH, TPUCH[15:0]
  - Group 2: Port A: PA[7:0]/ADDR[18:11]  
 Port B: PB[7:0]/ADDR[10:3]  
 Port C: PC[6:3]/ADDR[22:19]/CS[9:6], PC2/FC2/CS5, PC1/FC1, PC0/FC0/CS3  
 Port E: PE[7:6]/SIZ[1:0], PE5/AS, PE4/DS, PE3  
 Port F: PF[7:1]/IRQ[7:1], PF0/MODCLK  
 Port QS: PQS7/TXD, PQS[6:4]/PCS[3:1], PQS3/PCS0/SS  
 Other: ADDR23/CS10/ECLK, R/W, BERR, BR/CS0, BGACK/CS2
  - Group 3: HALT, RESET
  - Group 4: Port QS: PQS2/SCK, PQS1/MOSI, PQS0/MISO
3. Does not apply to HALT, RESET (open-drain pins), and port QS in wired-OR mode.
4. Current measured with system clock frequency of 16.78 MHz, all modules active.
5. Use of an active pulldown device is recommended.
6. Total operating current is the sum of the appropriate I<sub>DD</sub>, I<sub>DDESYN</sub>, and I<sub>SB</sub> values, plus I<sub>DDA</sub>. I<sub>DD</sub> values include supply currents for device modules powered by V<sub>DDE</sub> and V<sub>DDI</sub> pins.
7. RAM modules cannot switch into standby mode as long as V<sub>SB</sub> does not exceed V<sub>DD</sub> by more than 0.5 Volt. RAM arrays cannot be accessed while the module is in standby mode.
8. Power dissipation measured with system clock frequency of 16.78 MHz, all modules active. Specification does not apply to TPU emulation mode. Power dissipation can be calculated using the expression:

$$P_D = \text{Maximum } V_{DD} (I_{DD} + I_{DDESYN} + I_{SB}) + \text{Maximum } V_{DDA} (I_{DDA})$$

I<sub>DD</sub> includes supply currents for all device modules powered by V<sub>DDE</sub> and V<sub>DDI</sub> pins.

9. This parameter is periodically sampled rather than 100% tested.
10. When V<sub>SB</sub> is more than 0.3 V greater than V<sub>DD</sub>, current flows between the V<sub>STBY</sub> and V<sub>DD</sub> pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the V<sub>DD</sub> and V<sub>STBY</sub> pin can contribute to this condition.

A

**Table A-6. AC Timing**  
 ( $V_{DD}$  and  $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation (32.768 kHz crystal) <sup>2</sup>	f	0.13	16.78	MHz
1	Clock Period	t <sub>cyc</sub>	59.6	—	ns
1A	ECLK Period	t <sub>Ecyc</sub>	476	—	ns
1B	External Clock Input Period <sup>3</sup>	t <sub>Xcyc</sub>	59.6	—	ns
2, 3	Clock Pulse Width	t <sub>CW</sub>	24	—	ns
2A, 3A	ECLK Pulse Width	t <sub>ECW</sub>	236	—	ns
2B, 3B	External Clock Input High/Low Time <sup>3</sup>	t <sub>XCHL</sub>	29.8	—	ns
4, 5	Clock Rise and Fall Time	t <sub>Crf</sub>	—	5	ns
4A, 5A	Rise and Fall Time — All Outputs except CLKOUT	t <sub>rf</sub>	—	8	ns
4B, 5B	External Clock Rise and Fall Time <sup>4</sup>	t <sub>XCrF</sub>	—	5	ns
6	Clock High to ADDR, FC, SIZE, RMC Valid	t <sub>CHAV</sub>	0	29	ns
7	Clock High to ADDR, DATA, FC, SIZE, RMC High Impedance	t <sub>CHAZx</sub>	0	59	ns
8	Clock High to ADDR, FC, SIZE, RMC Invalid	t <sub>CHAZn</sub>	0	—	ns
9	Clock Low to AS, DS, CS Asserted	t <sub>CLSA</sub>	2	25	ns
9A	AS to DS or CS Asserted (Read) <sup>5</sup>	t <sub>STSA</sub>	-15	15	ns
9C	Clock Low to IFETCH, IPIPE Asserted	t <sub>CLIA</sub>	2	22	ns
11	ADDR, FC, SIZE, RMC Valid to AS, CS (and DS Read) Asserted	t <sub>AVSA</sub>	15	—	ns
12	Clock Low to AS, DS, CS Negated	t <sub>CLSN</sub>	2	29	ns
12A	Clock Low to IFETCH, IPIPE Negated	t <sub>CLIN</sub>	2	22	ns
13	AS, DS, CS Negated to ADDR, FC, SIZE Invalid (Address Hold)	t <sub>SNAI</sub>	15	—	ns
14	AS, CS (and DS Read) Width Asserted	t <sub>SWA</sub>	100	—	ns
14A	DS, CS Width Asserted (Write)	t <sub>SWAW</sub>	45	—	ns
14B	AS, CS (and DS Read) Width Asserted (Fast Write Cycle)	t <sub>SWDW</sub>	40	—	ns
15	AS, DS, CS Width Negated <sup>b</sup>	t <sub>SN</sub>	40	—	ns
16	Clock High to AS, DS, R/W High Impedance	t <sub>CHSZ</sub>	—	59	ns
17	AS, DS, CS Negated to R/W High	t <sub>SNRN</sub>	15	—	ns
18	Clock High to R/W High	t <sub>CHRH</sub>	0	29	ns
20	Clock High to R/W Low	t <sub>CHRL</sub>	0	29	ns
21	R/W High to AS, CS Asserted	t <sub>RAAA</sub>	15	—	ns
22	R/W Low to DS, CS Asserted (Write)	t <sub>RASA</sub>	70	—	ns
23	Clock High to Data Out Valid	t <sub>CHDO</sub>	—	29	ns
24	Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)	t <sub>DVASN</sub>	15	—	ns

A

**Table A-6. AC Timing (Continued)**  
 ( $V_{DD}$  and  $V_{DDSYN} = 5.0$  Vdc  $\pm 10\%$ ,  $V_{SS} = 0$  Vdc,  $T_A = T_L$  to  $T_H$ )

Num	Characteristic	Symbol	Min	Max	Unit
25	DS, CS Negated to Data Out Invalid (Data Out Hold)	$t_{SNDI}$	15	—	ns
26	Data Out Valid to DS, CS Asserted (Write)	$t_{DVSA}$	15	—	ns
27	Data In Valid to Clock Low (Data Setup)	$t_{DICL}$	5	—	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	$t_{BELCL}$	20	—	ns
28	AS, DS Negated to DSACK[1:0], BERR, HALT, AVEC Negated	$t_{SNDN}$	0	80	ns
29	DS, CS Negated to Data In Invalid (Data In Hold) <sup>7</sup>	$t_{SNDI}$	0	—	ns
29A	DS, CS Negated to Data In High Impedance <sup>7,8</sup>	$t_{SHDI}$	—	55	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) <sup>7</sup>	$t_{CLDI}$	15	—	ns
30A	CLKOUT Low to Data In High Impedance <sup>7</sup>	$t_{CLDH}$	—	90	ns
31	DSACK[1:0] Asserted to Data In Valid <sup>9</sup>	$t_{DADI}$	—	50	ns
33	Clock Low to BG Asserted/Negated	$t_{CLBAN}$	—	29	ns
35	BR Asserted to BG Asserted (RMC Not Asserted) <sup>10</sup>	$t_{BRAGA}$	1	—	$t_{cyc}$
37	BGACK Asserted to BG Negated	$t_{GAGN}$	1	2	$t_{cyc}$
39	BG Width Negated	$t_{GH}$	2	—	$t_{cyc}$
39A	BG Width Asserted	$t_{GA}$	1	—	$t_{cyc}$
46	R/W Width Asserted (Write or Read)	$t_{RWAA}$	150	—	ns
46A	R/W Width Asserted (Fast Write or Read Cycle)	$t_{RWAS}$	90	—	ns
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	$t_{AIST}$	5	—	ns
47B	Asynchronous Input Hold Time	$t_{AIHT}$	15	—	ns
48	DSACK[1:0] Asserted to BERR, HALT Asserted <sup>11</sup>	$t_{DABA}$	—	30	ns
53	Data Out Hold from Clock High	$t_{DOCH}$	0	—	ns
54	Clock High to Data Out High Impedance	$t_{CHDH}$	—	28	ns
55	R/W Asserted to Data Bus Impedance Change	$t_{RADC}$	40	—	ns
56	RESET Pulse Width (Reset Instruction)	$t_{HRPW}$	512	—	$t_{cyc}$
57	BERR Negated to HALT Negated (Rerun)	$t_{BNHN}$	0	—	ns
70	Clock Low to Data Bus Driven (Show)	$t_{SCLDD}$	0	29	ns
71	Data Setup Time to Clock Low (Show)	$t_{SCLDS}$	15	—	ns
72	Data Hold from Clock Low (Show)	$t_{SCLDH}$	10	—	ns
73	BKPT Input Setup Time	$t_{BKST}$	15	—	ns
74	BKPT Input Hold Time	$t_{BKHT}$	10	—	ns
75	Mode Select Setup Time	$t_{MSS}$	20	—	$t_{cyc}$
76	Mode Select Hold Time	$t_{MSH}$	0	—	ns
77	RESET Assertion Time <sup>12</sup>	$t_{RSTA}$	4	—	$t_{cyc}$
78	RESET Rise Time <sup>12,13</sup>	$t_{RSTR}$	—	10	$t_{cyc}$

A

**Table A-6. AC Timing (Continued)**  
 $(V_{DD} \text{ and } V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

## NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. Minimum system clock frequency is four times the crystal frequency, subject to specified limits.
3. When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable  $t_{XCYC}$  period is reduced when the duty cycle of the external clock signal varies. The relationship between external clock input duty cycle and minimum  $t_{XCYC}$  is expressed:  
 $\text{Minimum } t_{XCYC} \text{ period} = \text{minimum } t_{XCHL} / (50\% - \text{external clock input duty cycle tolerance}).$
4. Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during reset). Does not pertain to an external VCO reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal — if transitions occur within the correct clock period, rise/fall times and duty cycle are not critical.
5. Specification 9A is the worst-case skew between  $\overline{AS}$  and  $\overline{DS}$  or  $\overline{CS}$ . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause  $AS$  and  $DS$  to fall outside the limits shown in specification 9.
6. If multiple chip selects are used,  $\overline{CS}$  width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The  $\overline{CS}$  width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
7. Hold times are specified with respect to  $DS$  or  $CS$  on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
8. Maximum value is equal to  $(t_{cyc} / 2) + 25 \text{ ns}$ .
9. If the asynchronous setup time (specification 47A) requirements are satisfied, the  $\overline{DSACK[1:0]}$  low to data setup time (specification 31) and  $\overline{DSACK[1:0]}$  low to  $\overline{BERR}$  low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle.  $BERR$  must satisfy only the late  $BERR$  low to clock low setup time (specification 27A) for the following clock cycle.
10. To ensure coherency during every operand transfer,  $\overline{BG}$  is not asserted in response to  $\overline{BR}$  until after all cycles of the current operand transfer are complete and RMC is asserted.
11. In the absence of  $\overline{DSACK[1:0]}$ ,  $BERR$  is an asynchronous input using the asynchronous setup time (specification 47A).
12. After external  $\overline{RESET}$  negation is detected, a short transition period (approximately  $2 t_{cyc}$ ) elapses, then the SCIM drives  $RESET$  low for  $512 t_{cyc}$ .
13. External logic must pull  $\overline{RESET}$  high during this period in order for normal MCU operation to begin.
14. Address access time =  $(2.5 + WS) t_{cyc} - t_{CHAV} - t_{DICL}$   
 Chip select access time =  $(2 + WS) t_{cyc} - t_{CLSA} - t_{DICL}$   
 Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.

A

**Table A-7. Background Debugging Mode Timing**  
 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	$t_{DSISU}$	15	—	ns
B1	DSI Input Hold Time	$t_{DSIH}$	10	—	ns
B2	DSCLK Setup Time	$t_{DSCSU}$	15	—	ns
B3	DSCLK Hold Time	$t_{DSCH}$	10	—	ns
B4	DSO Delay Time	$t_{DSOD}$	—	25	ns
B5	DSCLK Cycle Time	$t_{DSCCYC}$	2	—	$t_{cyc}$
B6	CLKOUT High to FREEZE Asserted/Negated	$t_{FRZAN}$	—	50	ns
B7	CLKOUT High to IFETCH High Impedance	$t_{IFZ}$	—	50	ns
B8	CLKOUT High to IFETCH Valid	$t_{IF}$	—	50	ns
B9	DSCLK Low Time	$t_{DSCLO}$	1	—	$t_{cyc}$

NOTES:

- All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.

**Table A-8. ECLK Bus Timing**  
 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid <sup>2</sup>	$t_{EAD}$	—	60	ns
E2	ECLK Low to Address Hold	$t_{EAH}$	10	—	ns
E3	ECLK Low to CS Valid (CS Delay)	$t_{ECSD}$	—	150	ns
E4	ECLK Low to CS Hold	$t_{ECSH}$	15	—	ns
E5	CS Negated Width	$t_{ECSN}$	30	—	ns
E6	Read Data Setup Time	$t_{EDSR}$	30	—	ns
E7	Read Data Hold Time	$t_{EDHR}$	15	—	ns
E8	ECLK Low to Data High Impedance	$t_{EDHZ}$	—	60	ns
E9	CS Negated to Data Hold (Read)	$t_{ECDH}$	0	—	ns
E10	CS Negated to Data High Impedance	$t_{ECDZ}$	—	1	$t_{cyc}$
E11	ECLK Low to Data Valid (Write)	$t_{EDDW}$	—	2	$t_{cyc}$
E12	ECLK Low to Data Hold (Write)	$t_{EDHW}$	5	—	ns
E13	CS Negated to Data Hold (Write)	$t_{ECHW}$	0	—	ns
E14	Address Access Time (Read) <sup>3</sup>	$t_{EACC}$	386	—	ns
E15	Chip Select Access Time (Read) <sup>4</sup>	$t_{EACS}$	296	—	ns
E16	Address Setup Time	$t_{EAS}$	—	1/2	$t_{cyc}$

NOTES:

- All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
- When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
- Address access time =  $t_{Ecyc} - t_{EAD} - t_{EDSR}$
- Chip select access time =  $t_{Ecyc} - t_{ECSD} - t_{EDSR}$

**Table A-9. QSPI Timing**  
 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, 200 \text{ pF load on all QSPI pins})$

Num	Characteristic	Symbol	Min	Max	Unit
0	Operating Frequency Master Slave	$f_{op}$	DC DC	1/4 1/4	System Clock Frequency System Clock Frequency
1	Cycle Time Master Slave	$t_{qcyc}$	4 4	510 —	$t_{cyc}$ $t_{cyc}$
2	Enable Lead Time Master Slave	$t_{lead}$	2 2	128 —	$t_{cyc}$ $t_{cyc}$
3	Enable Lag Time Master Slave	$t_{lag}$	— 2	1/2 —	SCK $t_{cyc}$
4	Clock (SCK) High or Low Time Master Slave <sup>2</sup>	$t_{sw}$	$2 t_{cyc} - 60$ $2 t_{cyc} - n$	255 $t_{cyc}$ —	ns ns
5	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	$t_{td}$	17 13	8192 —	$t_{cyc}$ $t_{cyc}$
6	Data Setup Time (Inputs) Master Slave	$t_{su}$	30 20	— —	ns ns
7	Data Hold Time (Inputs) Master Slave	$t_{hi}$	0 20	— —	ns ns
8	Slave Access Time	$t_a$	—	1	$t_{cyc}$
9	Slave MISO Disable Time	$t_{dis}$	—	2	$t_{cyc}$
10	Data Valid (after SCK Edge) Master Slave	$t_v$	— —	50 50	ns ns
11	Data Hold Time (Outputs) Master Slave	$t_{ho}$	0 0	— —	ns ns
12	Rise Time Input Output	$t_{ri}$ $t_{ro}$	— —	2 30	$\mu s$ ns
13	Fall Time Input Output	$t_{fi}$ $t_{fo}$	— —	2 30	$\mu s$ ns

## NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. For high time,  $n$  = External SCK rise; for low time,  $n$  = External SCK fall time.

A

**Table A-10. ADC Maximum Ratings**

Num	Characteristic	Symbol	Min	Max	Unit
1	Analog Supply	$V_{DDA}$	-0.3	6.5	V
2	Internal Digital Supply	$V_{DDI}$	-0.3	6.5	V
3	Reference Supply	$V_{RH}, V_{RL}$	-0.3	6.5	V
4	$V_{SS}$ Differential Voltage	$V_{SSI} - V_{SSA}$	-0.1	0.1	V
5	$V_{DD}$ Differential Voltage	$V_{DDI} - V_{DDA}$	-6.5	6.5	V
6	$V_{REF}$ Differential Voltage	$V_{RH} - V_{RL}$	-6.5	6.5	V
7	$V_{REF}$ to $V_{DDA}$ Differential Voltage	$V_{RH} - V_{DDA}$	-6.5	6.5	V
8	Disruptive Input Current <sup>1, 2, 3, 4, 5, 6</sup> $V_{NEGCLAMP} \equiv -0.3$ V $V_{POSCLAMP} \equiv V_{DDA} + 2$	$I_{NA}$	-44	44	$\mu$ A
9	Maximum Input Current <sup>3, 4, 6</sup> $V_{NEGCLAMP} \equiv -0.3$ V $V_{POSCLAMP} \equiv V_{DDA} + 2$	$I_{MA}$	-500	500	$\mu$ A

## NOTES:

1. Below disruptive current conditions, the channel being stressed will have conversion values of \$3FF for analog inputs greater than  $V_{RH}$  and \$000 for values less than  $V_{RL}$ . This assumes that  $V_{RH} \leq V_{DDA}$  and  $V_{RL} \geq V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
2. Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals also interfere with conversion of other channels.
3. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using positive and negative clamp values, then use the larger of the calculated values.
5. This parameter is periodically sampled rather than 100% tested.
6. Applies to single pin only.

A

**Table A-11. ADC DC Electrical Characteristics (Operating)**(V<sub>SS</sub> = 0 Vdc, ADCLK = 2.1 MHz, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Num	Characteristic	Symbol	Min	Max	Unit
1	Analog Supply <sup>1</sup>	V <sub>DDA</sub>	4.5	5.5	V
2	Internal Digital Supply <sup>1</sup>	V <sub>DDI</sub>	4.5	5.5	V
3	V <sub>SS</sub> Differential Voltage	V <sub>SSI</sub> - V <sub>SSA</sub>	-1.0	1.0	mV
4	V <sub>DD</sub> Differential Voltage	V <sub>DDI</sub> - V <sub>DDA</sub>	-1.0	1.0	V
5	Reference Voltage Low <sup>2,5</sup>	V <sub>RL</sub>	V <sub>SSA</sub>	V <sub>DDA</sub> / 2	V
6	Reference Voltage High <sup>2,5</sup>	V <sub>RH</sub>	V <sub>DDA</sub> / 2	V <sub>DDA</sub>	V
7	V <sub>REF</sub> Differential Voltage <sup>5</sup>	V <sub>RH</sub> - V <sub>RL</sub>	4.5	5.5	V
8	Input Voltage <sup>2</sup>	V <sub>INDC</sub>	V <sub>SSA</sub>	V <sub>DDA</sub>	V
9	Input High, Port ADA	V <sub>IH</sub>	0.7 (V <sub>DDA</sub> )	V <sub>DDA</sub> + 0.3	V
10	Input Low, Port ADA	V <sub>IL</sub>	V <sub>SSA</sub> - 0.3	0.2 (V <sub>DDA</sub> )	V
15	Analog Supply Current Normal Operation <sup>3</sup> Low-Power Stop	I <sub>DDA</sub>	— —	1.0 200	mA μA
16	Reference Supply Current	I <sub>REF</sub>	—	250	μA
17	Input Current, Off Channel <sup>4</sup>	I <sub>OFF</sub>	—	150	nA
18	Total Input Capacitance, Not Sampling	C <sub>INN</sub>	—	10	pF
19	Total Input Capacitance, Sampling	C <sub>INS</sub>	—	15	pF

## NOTES:

1. Refers to operation over full temperature and frequency range.
2. To obtain full-scale, full-range results, V<sub>SSA</sub> ≤ V<sub>RL</sub> ≤ V<sub>INDC</sub> ≤ V<sub>RH</sub> ≤ V<sub>DDA</sub>.
3. Current measured at maximum system clock frequency with ADC active.
4. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10° C decrease from maximum temperature.
5. Accuracy tested and guaranteed at V<sub>RH</sub> - V<sub>RL</sub> ≤ 5.0 V ± 10%.

**Table A-12. ADC AC Characteristics (Operating)**(V<sub>DD</sub> and V<sub>DDA</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

A

Num	Characteristic	Symbol	Min	Max	Unit
1	On-Chip PLL Frequency	f <sub>sys</sub>	2.0	16.78	MHz
2	ADC Clock Frequency	F <sub>ADCLK</sub>	0.5	2.1	MHz
3	8-Bit Conversion Time (16 ADC Clocks) <sup>1</sup>	T <sub>CONV</sub>	7.62	—	μs
4	10-Bit Conversion Time (18 ADC Clocks) <sup>1</sup>	T <sub>CONV</sub>	8.58	—	μs
5	Stop Recovery Time	T <sub>SR</sub>	—	10	μs

## NOTES:

1. Assumes 2.1-MHz ADC clock and selection of minimum sample time (2 ADC clocks).

**Table A-13. ADC Conversion Characteristics (Operating)**(V<sub>DD</sub> and V<sub>DDA</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, ADCLK = 2.1 MHz)

Num	Characteristic	Symbol	Min	Typ	Max	Unit
1	8-Bit Resolution <sup>1</sup>	1 Count	—	20	—	mV
2	8-Bit Differential Nonlinearity	DNL	-0.5	—	0.5	Counts
3	8-Bit Integral Nonlinearity	INL	-1	—	1	Counts
4	8-Bit Absolute Error <sup>2</sup>	AE	-1	—	1	Counts
5	10-Bit Resolution <sup>1</sup>	1 Count	—	5	—	mV
6	10-Bit Differential Nonlinearity	DNL	-0.5	—	0.5	Counts
7	10-Bit Integral Nonlinearity	INL	-2.0	—	2.0	Counts
8	10-Bit Absolute Error <sup>3</sup>	AE	-2.5	—	2.5	Counts
9	Source Impedance at Input <sup>4</sup>	R <sub>S</sub>	—	20	—	kΩ

## NOTES:

- At V<sub>RH</sub> - V<sub>RL</sub> = 5.12 V, one 10-bit count = 5 mV and one 8-bit count = 20 mV.
- 8-bit absolute error of 1 count (20 mV) includes 1/2 count (10 mV) inherent quantization error and 1/2 count (10 mV) circuit (differential, integral, and offset) error.
- 10-bit absolute error of 2.5 counts (12.5 mV) includes 1/2 count (2.5 mV) inherent quantization error and 2 counts (10 mV) circuit (differential, integral, and offset) error.
- Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance.  
Error from junction leakage is a function of external source impedance and input leakage current. In the following expression, expected error in result value due to junction leakage is expressed in voltage (V<sub>errj</sub>).

$$V_{errj} = R_S \times I_{OFF}$$

where I<sub>OFF</sub> is a function of operating temperature. (See Table A-11, note 4).

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the decoupling capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high source impedance.

A

**Table A-14. Flash EEPROM Specifications**(V<sub>DD</sub> = 5.0 Vdc ±10%, V<sub>SS</sub> = 0 Vdc, specified f<sub>sys</sub>, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>)

Num	Characteristic	Symbol	Min	Max	Unit
1	Program/Erase supply voltage <sup>1</sup> Read operation Program/Erase/Verify operation	V <sub>FPE</sub>	V <sub>DD</sub> - 0.35 11.4	5.5 12.6	V
2	Program/Erase/Verify supply current <sup>2</sup> Read operation Program/Erase/Verify operation Verify (ENPE = 0) Program byte (ENPE = 1) Program word (ENPE = 1) Erase (ENPE = 1)	I <sub>FPE</sub>	— — — — — — —	15 50 15 30 4	μA μA mA mA mA
3	Program recovery time	t <sub>pr</sub>	—	10	μs
4	Program pulse width	P <sub>WP</sub>	20	25	μs
5	Number of program pulses <sup>3</sup>	n <sub>pp</sub>	—	50	—
6	Program margin <sup>4</sup>	P <sub>m</sub>	100	—	%
7	Number of erase pulses <sup>3</sup>	n <sub>ep</sub>	—	2	—
8	Erase pulse time	t <sub>epk</sub>	—	t <sub>er</sub> • k	ms
9	Amount to increment t <sub>ep</sub>	t <sub>ei</sub>	90	110	ms
10	Erase margin	e <sub>m</sub>	—	$\sum_{k=1}^{n_{ep}} t_{ei} \cdot k$	ms
11	Erase recovery time	t <sub>er</sub>	—	1	ms
12	Low-power stop recovery time <sup>5</sup>	t <sub>sb</sub>	—	1	μs

## NOTES:

1. V<sub>FPE</sub> must not be raised to programming voltage while V<sub>DD</sub> is below specified minimum value. V<sub>FPE</sub> must not be reduced below minimum specified value while V<sub>DD</sub> is applied.
2. Current parameters apply to each individual EEPROM module.
3. Without margin.
4. At 100% margin, the number of margin pulses required is the same as the number of pulses used to program the byte or word.
5. Parameter measured from end of write cycle that clears STOP bit in FEEMCR.


A

**Table A-15. Flash EEPROM Life**

Num	Parameter	Symbol	Value	Unit
1	Program-erase endurance <sup>1</sup>	e <sub>pe</sub>	100	cyc
2	Data retention <sup>2</sup>	r <sub>d</sub>	10	yr

## NOTES:

1. Number of program-erase cycles (1 to 0, 0 to 1) per bit.
2. Parameter based on accelerated-life testing with standard test pattern.



333 160-PIN QFP

Figure B-1. 160-Pin Plastic Surface Mount Package Pin Assignments


CASE 864A-01  
ISSUE B

Figure B-2. 160-Pin Package Dimensions




Figure B-3. 160-Pin Molded Carrier Ring Assembly (Part 1)




Figure B-3. 160-Pin Molded Carrier Ring Assembly (Part 2)

Table B-1. MC68F333 Ordering Information

Package	Temperature	Frequency	Shipping Method	Order Number
160-Pin Plastic Surface Mount	-40 to +85°C	16.78 MHz	24 pc tray	XC68F333CFT16
			2 pc tray	SPAKXCF333CFT16
		20 MHz	24 pc tray	XC68F333CFT20
			2 pc tray	SPAKXCF333CFT20
		25 MHz	24 pc tray	XC68F333CFT25
			2 pc tray	SPAKXCF333CFT25
	-40 to +105°C	16.78 MHz	24 pc tray	XC68F333VFT16
			2 pc tray	SPAKXCF333VFT16
		20 MHz	24 pc tray	XC68F333VFT20
			2 pc tray	SPAKXCF333VFT20
		25 MHz	24 pc tray	XC68F333VFT25
			2 pc tray	SPAKXCF333VFT25
160-Pin Molded Carrier Ring	-40 to +125°C	16.78 MHz	24 pc tray	XC68F333MFT16
			2 pc tray	SPAKXCF333MFT16
		20 MHz	24 pc tray	XC68F333MFT20
			2 pc tray	SPAKXCF333MFT20
		25 MHz	24 pc tray	XC68F333MFT25
			2 pc tray	SPAKXCF333MFT25
	-40 to +85°C	16.78 MHz	10/tube	XC68F333CFM16
		20 MHz	10/tube	XC68F333CFM20
		25 MHz	10/tube	XC68F333CFM25
	-40 to +105°C	16.78 MHz	10/tube	XC68F333VFM16
		20 MHz	10/tube	XC68F333VFM20
		25 MHz	10/tube	XC68F333VFM25
	-40 to +125°C	16.78 MHz	10/tube	XC68F333MFM16
		20 MHz	10/tube	XC68F333MFM20
		25 MHz	10/tube	XC68F333MFM25

B