# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### **Cautions**

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Wide Temperature Range Version 8 M SRAM (512-kword × 16-bit)



ADE-203-1280B (Z) Rev. 1.0 Mar. 15, 2002

#### **Description**

The Hitachi HM62V16514I Series is 8-Mbit static RAM organized 524,288-word × 16-bit. HM62V16514I Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 44-pin plastic TSOPII.

#### **Features**

• Single 3.0 V supply: 2.7 V to 3.6 V

• Fast access time: 55 ns (Max)

Power dissipation:


— Active: 6.0 mW/MHz (Typ)— Standby: 1.5 μW (Typ)

- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
  - Three state output
- Battery backup operation.
- Temperature range: -40 to +85°C

# **Ordering Information**

Type No.	Access time	Package
HM62V16514LTTI-5	55 ns	400-mil 44-pin plastic TSOPII (normal-bend type) (TTP-44DE)
HM62V16514LTTI-5SL	55 ns	_

#### Pin Arrangement




## **Pin Description**

Pin name	Function
A0 to A18	Address input
I/O0 to I/O15	Data input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
LB	Lower byte select
ŪB	Upper byte select
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

3

#### **Block Diagram**



## **Operation Table**

CS	WE	OE	UB	LB	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	High-Z	High-Z	Standby
×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	L	L	L	Dout	Dout	Read
L	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	L	L	Н	High-Z	Dout	Upper byte read
L	L	×	L	L	Din	Din	Write
L	L	×	Н	L	Din	High-Z	Lower byte write
L	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	×	×	High-Z	High-Z	Output disable

Note:  $H: V_{IH}, L: V_{IL}, \times: V_{IH} \text{ or } V_{IL}$ 

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to V <sub>SS</sub>	V <sub>cc</sub>	-0.5 to + 4.6	V
Terminal voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{CC}$ + $0.3^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_T$  min: -3.0 V for pulse half-width  $\leq 30$  ns.

2. Maximum voltage is +4.6 V.

## **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V <sub>cc</sub>	2.7	3.0	3.6	V	
	V <sub>ss</sub>	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	_	0.6	V	1
Ambient temperature range	Та	-40	_	85	°C	

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq 30$  ns.

#### **DC** Characteristics

Symbol	Min	Typ*1	Max	Unit	Test conditions
I <sub>LI</sub>	_	_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	_	_	1	μΑ	$\begin{array}{l} \overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or} \\ \overline{\text{WE}} = \text{V}_{\text{IL}} \text{ or, } \overline{\text{LB}} = \overline{\text{UB}} = \!\!\!\! \text{V}_{\text{IH}}, \\ \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to } \text{V}_{\text{CC}} \end{array}$
I <sub>cc</sub>	_	_	20	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}},  \text{Others} = \text{V}_{\text{IH}}/\text{V}_{\text{IL}},                   $
I <sub>CC1</sub>	_	16	30	mA	Min. cycle, duty = 100%, $I_{I/O} = 0$ mA, $\overline{CS} = V_{IL}$ , Others = $V_{IH}/V_{IL}$
I <sub>CC2</sub>	_	2	5	mA	$\begin{split} &\text{Cycle time} = 1 \ \mu\text{s, duty} = 100\%, \\ &\text{I}_{\text{I/O}} = 0 \ \text{mA}, \overline{\text{CS}} \leq 0.2 \ \text{V}, \\ &\text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V}, \ \text{V}_{\text{IL}} \leq 0.2 \ \text{V} \end{split}$
I <sub>SB</sub>	_	0.1	0.3	mA	$\overline{\text{CS}} = V_{\text{IH}}$
I_**2	_	0.5	25	μА	0 V $\leq$ Vin (1) $\overline{CS} \geq V_{CC} - 0.2 \text{ V or}$ (2) $\overline{LB} = \overline{UB} \geq V_{CC} - 0.2 \text{ V},$ $\overline{CS} \leq 0.2 \text{ V}$
I <sub>SB1</sub> *3	_	0.5	10	μΑ	_
V <sub>OH</sub>	2.2	_	_	V	I <sub>OH</sub> = -1 mA
V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2 mA
	I <sub>LI</sub>    I <sub>LO</sub>    I <sub>CC</sub>  I <sub>CC1</sub>  I <sub>SB</sub>  I <sub>SB1</sub> *2  I <sub>SB1</sub> *3  V <sub>OH</sub>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes: 1. Typical values are at  $V_{cc} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.

- 2. This characteristic is guaranteed only for L version.
- 3. This characteristic is guaranteed only for L-SL version.

#### **Capacitance** (Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C <sub>I/O</sub>	_	_	10	pF	V <sub>I/O</sub> = 0 V	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -40 to +85°C,  $V_{CC} = 2.7$  V to 3.6 V, unless otherwise noted.)


#### **Test Conditions**

• Input pulse levels:  $V_{IL} = 0.4 \text{ V}$ ,  $V_{IH} = 2.2 \text{ V}$ 

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.5 V

• Output load: See figures (Including scope and jig)



# Read Cycle

		HM62V	16514I		
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55	_	ns	
Address access time	t <sub>AA</sub>	_	55	ns	
Chip select access time	t <sub>ACS</sub>	_	55	ns	
Output enable to output valid	t <sub>oe</sub>	_	35	ns	
Output hold from address change	t <sub>oh</sub>	10	_	ns	
TB, UB access time	t <sub>BA</sub>	_	55	ns	
Chip select to output in low-Z	t <sub>CLZ</sub>	10	_	ns	2, 3
LB, UB enable to low-z	t <sub>BLZ</sub>	5	_	ns	2, 3
Output enable to output in low-Z	t <sub>OLZ</sub>	5	_	ns	2, 3
Chip deselect to output in high-Z	t <sub>CHZ</sub>	0	20	ns	1, 2, 3
LB, UB disable to high-Z	t <sub>BHZ</sub>	0	20	ns	1, 2, 3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	ns	1, 2, 3

#### Write Cycle

		HM62V	165141		
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55	_	ns	
Address valid to end of write	t <sub>AW</sub>	50	_	ns	
Chip selection to end of write	t <sub>cw</sub>	50	_	ns	5
Write pulse width	t <sub>wP</sub>	40	_	ns	4
LB, UB valid to end of write	t <sub>BW</sub>	50	_	ns	
Address setup time	t <sub>AS</sub>	0	_	ns	6
Write recovery time	t <sub>wR</sub>	0	_	ns	7
Data to write time overlap	t <sub>DW</sub>	25	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	ns	
Output active from end of write	t <sub>ow</sub>	5	_	ns	2
Output disable to output in High-Z	t <sub>OHZ</sub>	0	20	ns	1, 2
Write to output in high-7	t <sub>uni</sub> -	0	20	ns	1. 2

1184008/4054 41


Notes: 1.  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  and  $t_{BHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for a given device and from device to device.
- 4. A write occures during the overlap of a low \(\overlap{\overlap}\), a low \(\overlap{\overlap}\) and a low \(\overlap{\overlap}\) B or a low \(\overlap{\overlap}\). A write begins at the latest transition among \(\overlap{\overlap}\) going low, \(\overlap{\overlap}\) E going low and \(\overlap{\overlap}\) B going low or \(\overlap{\overlap}\) B going low. A write ends at the earliest transition among \(\overlap{\overlap}\) S going high, \(\overlap{\overlap}\) E going high and \(\overlap{\overlap}\) B going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
- 5.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to the end of write.
- 6.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earliest of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.


RENESAS

## **Timing Waveform**


## Read Cycle




## Write Cycle (1) ( $\overline{\text{WE}}$ Clock)



Write Cycle (2) ( $\overline{\text{CS}}$  Clock,  $\overline{\text{OE}} = V_{\text{IH}}$ )



Write Cycle (3) ( $\overline{LB}$ ,  $\overline{UB}$  Clock,  $\overline{OE} = V_{IH}$ )




#### **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = -40 to +85°C)

Parameter	Symbol	Min	Typ*4	Max	Unit	Test conditions*3
V <sub>cc</sub> for data retention	$V_{DR}$	2.0	_	3.6	V	$\begin{array}{c} \text{Vin} \geq 0\text{V} \\ \text{(1)} \ \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or} \\ \text{(2)} \ \overline{\text{LB}} = \overline{\text{UB}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ \overline{\text{CS}} \leq 0.2 \text{ V} \end{array}$
Data retention current	I *1	_	0.5	25	μΑ	$V_{CC} = 3.0 \text{ V, Vin} \ge 0V$ (1) $\overline{CS} \ge V_{CC} - 0.2 \text{ V or}$ (2) $\overline{LB} = \overline{UB} \ge V_{CC} - 0.2 \text{ V}$ $\overline{CS} \le 0.2 \text{ V}$
	I <sub>CCDR</sub> *2	_	0.5	10	μΑ	
Chip deselect to data retention time	t <sub>CDR</sub>	0	_	_	ns	See retention waveform
Operation recovery time	$t_R$	$t_{\rm RC}^{*^5}$	_	_	ns	


Notes: 1. This characteristic is guaranteed only for L version.

- 2. This characteristic is guaranteed only for L-SL version.
- 3. CS controls address buffer, WE buffer, OE buffer, LB, UB buffer and Din buffer. If CS controls data retention mode, Vin levels (address, WE, OE, LB, UB, I/O) can be in the high impedance state. If LB, UB controls data retention mode, LB, UB must be LB = UB ≥ V<sub>cc</sub> 0.2 V, CS must be CS ≤ 0.2 V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.
- 4. Typical values are at  $V_{cc} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.
- 5.  $t_{RC}$  = read cycle time.

## Low $V_{CC}$ Data Retention Timing Waveform (1) ( $\overline{CS}$ Controlled)



Low  $V_{CC}$  Data Retention Timing Waveform (2) ( $\overline{LB}$ ,  $\overline{UB}$  Controlled)



#### **Package Dimensions**

#### HM62V16514LTTI Series (TTP-44DE)

