#### 2001.July Rev.0.1 Advanced Information

Notice: This is not final specification. Some parametric limits are subject to change.

# MITSUBISHI LSIS M5M5V5636GP –16

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### DESCRIPTION

The M5M5V5636GP is a family of 18M bit synchronous SRAMs organized as 524288-words by 36-bit. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Mitsubishi's SRAMs are fabricated with high performance, low power CMOS technology, providing greater reliability. M5M5V5636GP operates on 3.3V power/ 2.5V I/O supply or a single 3.3V power supply and are 3.3V CMOS compatible.

### **FEATURES**

- Fully registered inputs and outputs for pipelined operation
- Fast clock speed: 167 MHz
- Fast access time: 3.8 ns
- Single 3.3V -5% and +5% power supply VDD
- Separate VDDQ for 3.3V or 2.5V I/O
- Individual byte write (BWa# BWd#) controls may be tied LOW
- Single Read/Write control pin (W#)
- CKE# pin to enable clock and suspend operations
- Internally self-timed, registers outputs eliminate the need to control G#
- Snooze mode (ZZ) for power down
- Linear or Interleaved Burst Modes
- Three chip enables for simple depth expansion

#### Package

100pin TQFP

### PART NAME TABLE

Part Name	Frequency	Access	Cycle	Active Current (max.)	Standby Current (max.)
M5M5V5636GP - 16	167MHz	3.8ns	6.0ns	340mA	20mA



High-end networking products that require high bandwidth, such as switches and routers.


### **FUNCTION**

Synchronous circuitry allows for precise cycle control triggered by a positive edge clock transition.

Synchronous signals include : all Addresses, all Data Inputs, all Chip Enables (E1#, E2, E3#), Address Advance/Load (ADV), Clock Enable (CKE#), Byte Write Enables (BWa#, BWb#, BWc#, BWd#) and Read/Write (W#). Write operations are controlled by the four Byte Write Enables (BWa# - BWd#) and Read/Write(W#) inputs. All writes are conducted with on-chip synchronous selftimed write circuitry.

Asynchronous inputs include Output Enable (G#), Clock (CLK) and Snooze Enable (ZZ). The HIGH input of ZZ pin puts the SRAM in the power-down state. The Linear Burst order (LBO#) is DC operated pin. LBO# pin will allow the choice of either an interleaved burst, or a linear burst.


All read, write and deselect cycles are initiated by the ADV LOW input. Subsequent burst address can be internally generated as controlled by the ADV HIGH input.





## PIN CONFIGURATION(TOP VIEW)

#### 100pin TQFP




Note1. MCH means "Must Connect High". MCH should be connected to HIGH.



# MITSUBISHI LSIS M5M5V5636GP –16

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

#### **BLOCK DIAGRAM**



Note2. The BLOCK DIAGRAM does not include the Boundary Scan logic. See Boundary Scan chapter. Note3. The BLOCK DIAGRAM illustrates simplified device operation. See TRUTH TABLE, PIN FUNCTION and timing diagrams for detailed information.

# **MITSUBISHI LSIs** M5M5V5636GP –16 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

PIN FUNCTION		
Pin	Name	Function
A0~A18	Synchronous Address Inputs	These inputs are registered and must meet the setup and hold times around the rising edge of CLK. A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.
BWa#, BWb#, BWc#, BWd#	Synchronous Byte Write Enables	These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWs are associated with addresses and apply to subsequent data. BWa# controls DQa, DQPa pins; BWb# controls DQb, DQPb pins; BWc# controls DQc, DQPc pins; BWd# controls DQd, DQPd pins.
CLK	Clock Input	This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
E1#	Synchronous Chip Enable	This active LOW input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW).
E2	Synchronous Chip Enable	This active High input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.
E3#	Synchronous Chip Enable	This active Low input is used to enable the device and is sampled only when a new external address is loaded (ADV is LOW). This input can be used for memory depth expansion.
G#	Output Enable	This active LOW asynchronous input enable the data I/O output drivers.
ADV	Synchronous Address Advance/Load	When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When HIGH, W# is ignored. A LOW on this pin permits a new address to be loaded at CLK rising edge.
CKE#	Synchronous Clock Enable	This active LOW input permits CLK to propagate throughout the device. When HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK.
ZZ	Snooze Enable	This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored. When this pin is LOW or NC, the SRAM normally operates.
W#	Synchronous Read/Write	This active input determines the cycle type when ADV is LOW. This is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on the pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus width WRITEs occur if all byte write enables are LOW.
DQa,DQPa,DQb,DQPb DQc,DQPc,DQd,DQPd	Synchronous Data I/O	Byte "a" is DQa , DQPa pins; Byte "b" is DQb, DQPb pins; Byte "c" is DQc, DQPc pins; Byte "d" is DQd,DQPd pins. Input data must meet setup and hold times around CLK rising edge.
LBO#	Burst Mode Control	This DC operated pin allows the choice of either an interleaved burst or a linear burst. If this pin is HIGH or NC, an interleaved burst occurs. When this pin is LOW, a linear burst occurs, and input leak current to this pin.
Vdd	Vdd	Core Power Supply
Vss	Vss	Core Ground
Vddq	Vddq	I/O buffer Power supply
Vssq	Vssq	I/O buffer Ground
МСН	Must Connect High	These pins should be connected to HIGH
NC	No Connect	These pins are not internally connected and may be connected to ground.



# **MITSUBISHI LSIs** M5M5V5636GP - 16

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

#### DC OPERATED TRUTH TABLE

Name	Input Status	Operation
LBO#	HIGH or NC	Interleaved Burst Sequence
LBO#	LOW	Linear Burst Sequence

Note4. LBO# is DC operated pin.

Note5. NC means No Connection. Note6. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.

#### **BURST SEQUENCE TABLE**

#### Interleaved Burst Sequence (when LBO# = HIGH or NC)

Operation	A18~A2	A1,A0			
First access, latch external address	A18~A2	0,0	0,1	1,0	1,1
Second access(first burst address)	latched A18~A2	0,1	0,0	1,1	1,0
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0,1
Fourth access(third burst address)	latched A18~A2	1,1	1,0	0,1	0,0

#### Linear Burst Sequence (when LBO# = LOW)

Operation	A18~A2 A1,A0			40	
First access, latch external address	A18~A2	0,0	0,1	1,0	1,1
Second access(first burst address)	latched A18~A2	0,1	1,0	1,1	0,0
Third access(second burst address)	latched A18~A2	1,0	1,1	0,0	0,1
Fourth access(third burst address)	latched A18~A2	1,1	0,0	0,1	1,0

Note7. The burst sequence wraps around to its initial state upon completion.

#### **TRUTH TABLE**


E1#	E2	E3#	zz	ADV	W#	BWx#	G#	CKE#	CLK	DQ	Address used	Operation
н	Х	Х	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	L	Х	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	Х	Н	L	L	Х	Х	Х	L	L->H	High-Z	None	Deselect Cycle
Х	Х	Х	L	н	Х	Х	Х	L	L->H	High-Z	None	Continue Deselect Cycle
L	Н	L	L	L	Н	Х	L	L	L->H	Q	External	Read Cycle, Begin Burst
Х	Х	Х	L	н	Х	Х	L	L	L->H	Q	Next	Read Cycle, Continue Burst
L	Н	L	L	L	Н	Х	Н	L	L->H	High-Z	External	NOP/Dummy Read, Begin Burst
Х	Х	Х	L	Н	Х	Х	Н	L	L->H	High-Z	Next	Dummy Read, Continue Burst
L	Н	L	L	L	L	L	Х	L	L->H	D	External	Write Cycle, Begin Burst
Х	Х	Х	L	Н	Х	L	Х	L	L->H	D	Next	Write Cycle, Continue Burst
L	Н	L	L	L	L	н	Х	L	L->H	High-Z	None	NOP/Write Abort, Begin Burst
Х	Х	Х	L	Н	Х	Н	Х	L	L->H	High-Z	Next	Write Abort, Continue Burst
Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-	Current	Ignore Clock edge, Stall
Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	None	Snooze Mode

Note8. X means "don't care". H means logic HIGH. L means logic LOW. Note9. BWx#=H means all Synchronous Byte Write Enables (BWa#,BWb#,BWc#,BWd#) are HIGH. BWx#=L means one or more Synchronous Byte Write Enables are LOW.

Note10. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.



### STATE DIAGRAM



Note11. The notation "x , x , x" controlling the state transitions above indicate the state of inputs E, ADV and W# respectively. Note12. If (E1# = L and E2 = H and E3# = L) then E="T" else E="F". Note13. "H" = input "high"; "L" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".

#### WRITE TRUTH TABLE

W#	BWa#	BWb#	BWc#	BWd#	Function
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

Note14.X means "don't care". H means logic HIGH. L means logic LOW. Note15. All inputs except G# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Power Supply Voltage		-1.0*~4.6	V
Vddq	I/O Buffer Power Supply Voltage	With respect to V/co	-1.0*~4.6	V
VI	Input Voltage	With respect to Vss	-1.0~VDDQ+1.0**	V
Vo	Output Voltage		-1.0~VDDQ+1.0**	V
PD	Maximum Power Dissipation (VDD)		1180	mW
TOPR	Operating Temperature		0~70	°C
TSTG(bias)	Storage Temperature(bias)		-10~85	°C
TSTG	Storage Temperature		-65~150	°C

Note16.\* This is -1.0V when pulse width≤2ns, and -0.5V in case of DC.

\*\* This is -1.0V~VDDQ+1.0V when pulse width≤2ns, and -0.5V~VDDQ+0.5V in case of DC.



# MITSUBISHI LSIS M5M5V5636GP –16 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

Or make a l	Demonster			Lin	nits	11	
Symbol	Parameter	Co	ndition	Min	Max	Unit	
Vdd	Power Supply Voltage			3.135	3.465	V	
		VDDQ = 3.3V		3.135	3.465		
Vddq	I/O Buffer Power Supply Voltage	VDDQ = 2.5V		2.375	2.625	V	
V/u i		VDDQ = 3.135~3.46	65V				
Vih	High-level Input Voltage	VDDQ = 2.375~2.62	25V	0.65°VDDQ	VDDQ+0.3*	V	
λ/μ		VDDQ = 3.135~3.46	65V	0.0*	0.05*\/ppo		
VIL	Low-level Input Voltage	VDDQ = 2.375~2.62	25V	-0.3*	0.35*VDDQ	V	
Vон	High-level Output Voltage	Юн = -2.0mA		Vddq-0.4		V	
Vol	Low-level Output Voltage	IOL = 2.0mA			0.4	V	
	Input Current except ZZ and LBO#	VI = 0V ~ VDDQ			10		
ILI	Input Current of LBO#	$VI = 0V \sim VDDQ$			10	μA	
	Input Current of ZZ	$VI = 0V \sim VDDQ$			10		
Ilo	Off-state Output Current	VI (G#) ≥ VIH, VO =	0V ~ VDDQ		10	μA	
ICC1	Power Supply Current : Operating	Device selected; Output Open VI≤VIL or VI≥VIH ZZ≤VIL	6.0ns cycle(167MHz)		340	mA	
ICC2	Power Supply Current : Deselected	Device deselected VI≤VIL or VI≥VIH ZZ≤VIL	6.0ns cycle(167MHz)		90	mA	
Іссз	CMOS Standby Current (CLK stopped standby mode)	Device deselected Vi≤Vss+0.2V or Vi CLK frequency=0H	≥VDDQ-0.2V		20	mA	
ICC4	Snooze Mode Standby Current	Snooze mode ZZ≥VDDQ-0.2V, LB			20	mA	
ICC5	Stall Current	Device selected; Output Open CKE#≥VIH VI≤Vss+0.2V or VI≥VDDQ-0.2V	6.0ns cycle(167MHz)		45	mA	

Note17.\*VILmin is -1.0V and VIH max is VDDQ+1.0V in case of AC(Pulse width≤2ns).

Note18."Device Deselected" means device is in power-down mode as defined in the truth table.



# MITSUBISHI LSIS M5M5V5636GP –16

18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

#### CAPACITANCE

Devemeter	Conditions		11:0:4		
Parameter	Conditions	Min	Тур	Max	Unit
Input Capacitance	VI=GND, VI=25mVrms, f=1MHz			6	pF
Input / Output(DQ) Capacitance	Vo=GND, Vo=25mVrms, f=1MHz			8	pF
		Input Capacitance VI=GND, VI=25mVrms, f=1MHz	Input Capacitance VI=GND, VI=25mVrms, f=1MHz	Input Capacitance VI=GND, VI=25mVrms, f=1MHz Min Typ	Parameter Conditions Min Typ Max   Input Capacitance VI=GND, VI=25mVrms, f=1MHz 6

Note19. This parameter is sampled.

#### THERMAL RESISTANCE

Symbol	Peremeter	eter Conditions Limits		Unit		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
θја	Thermal Resistance Junction Ambient	TBD		TBD		°C/W
θJC	Thermal Resistance Junction to Case	TBD		TBD		°C/W

Note20. This parameter is sampled.

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, VDD=3.135~3.465V, unless otherwise noted) (1)MEASUREMENT CONDITION





Fig.1 Output load



rig.z ruly measurement

Note21.Valid Delay Measurement is made from the VDDQ/2 on the input waveform to the VDDQ/2 on the output waveform. Input waveform should have a slew rate of faster than or equal to 1V/ns.

Note22.Tri-state toff measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial to final Value VDDQ/2.

Note: the initial value is not VoL or VOH as specified in DC ELECTRICAL CHARACTERISTICS table.

Note23. Tri-state ton measurement is made from the VDDQ/2 on the input waveform to the output waveform moving 20% from its initial Value VDDQ/2 to its final Value.

Note:the final value is not VOL or VOH as specified in DC ELECTRICAL CHARACTERISTICS table.

Note24.Clocks,Data,Address and control signals will be tested with a minimum input slew rate of faster than or equal to 1V/ns.



18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

#### (2)TIMING CHARACTERISTICS

Symbol	Parameter	167	nits MHz	Unit
Cymbol			16	Onic
01.1		Min	Max	
Clock			1	
tкнкн	Clock cycle time	6.0		ns
<b>t</b> KHKL	Clock HIGH time	2.0		ns
<b>t</b> KLKH	Clock LOW time	2.0		ns
Output time			1	
<b>t</b> KHQV	Clock HIGH to output valid		3.8	ns
<b>t</b> KHQX	Clock HIGH to output invalid	0.8		ns
tKHQX1	Clock HIGH to output in LOW-Z	0.8		ns
<b>t</b> KHQZ	Clock HIGH to output in High-Z	0.8	3.8	ns
tGLQV	G# to output valid		3.8	ns
tGLQX1	G# to output in Low-Z	0.0		ns
tghqz	G# to output in High-Z		3.8	ns
Setup Time	25			
tavkh	Address valid to clock HIGH	1.5		ns
tcke∨KH	CKE# valid to clock HIGH	1.5		ns
tadvVKH	ADV valid to clock HIGH	1.5		ns
tw∨ĸн	Write valid to clock HIGH	1.5		ns
tвvкн	Byte write valid to clock HIGH (BWa#~BWd#)	1.5		ns
<b>TEVKH</b>	Enable valid to clock HIGH (E1#,E2,E3#)	1.5		ns
<b>TDVKH</b>	Data In valid clock HIGH	1.5		ns
Hold Times				
tKHAX	Clock HIGH to Address don't care	0.5		ns
tKHckeX	Clock HIGH to CKE# don't care	0.5		ns
tKHadvX	Clock HIGH to ADV don't care	0.5		ns
tKHWX	Clock HIGH to Write don't care	0.5		ns
ткнвх	Clock HIGH to Byte Write don't care (BWa#~BWb#)	0.5		ns
tKHEX	Clock HIGH to Enable don't care (E1#.E2.E3#)	0.5		ns
	Clock HIGH to Data In don't care	0.5		ns
ZZ		0.0	1	10
tzzs	ZZ standby		2*tкнкн	ns
tZZREC	ZZ recovery		2*tкнкн	ns

Note25.All parameter except tzzs, tzzREC in this table are measured on condition that ZZ=LOW fix.

Note26.Test conditions is specified with the output loading shown in Fig.1 unless otherwise noted.


Note27. tkHQX1, tkHQZ, tGLQX1, tGHQZ are sampled.

Note28.LBO# is static and must not change during normal operation.



MITSUBISHI LSIS M5M5V5636GP –16 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### (3)READ TIMING




Note29.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note30. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note31.ZZ is fixed LOW.



MITSUBISHI LSIS M5M5V5636GP –16 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### (4)WRITE TIMING




Note32.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note33. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note34.ZZ is fixed LOW.



MITSUBISHI LSIS M5M5V5636GP –16 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### (5)READ/WRITE TIMING




Note35.Q(An) refers to output from address An. Q(An+1) refers to output from the next internal burst address following An. Note36. E# represents three signals. When E# is LOW, it represents E1# is LOW, E2 is HIGH and E3# is LOW. Note37.ZZ is fixed LOW.



MITSUBISHI LSIS M5M5V5636GP –16

# 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### (6)SNOOZE MODE TIMING






MITSUBISHI LSIS M5M5V5636GP –16 18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM

### PACKAGE OUTLINE

Plastic 100pin 14x20 mm body



Note38. Dimensions \*1 and \*2 don't include mold flash. Note39 Dimension \*3 doesn't include trim off set. Note40.All dimensions in millimeters.



# **REVISION HISTORY**

- Jun/ 4/2001 REV.0.0 First revision
- Jul/ 16/2001 REV.0.1 Fixed WRITE TRUTH TABLE

