

4ch. Read/Write Amplifier for three terminal MIG Head of Hard Disk Drive

Description

The CXA3171N is a Read/Write Amplifier for the special three terminal MIG head of hard disk drive and designed to handle up to 4 channel heads.

Features

- Operate on single +5 V power supply
- Low power consumption
Read : 95 mW
Write : 115 mW + $I_w \times 5$
- Designed for special three terminal MIG heads
- Read amplifier emitter follower output featuring 420 times gain (typ).
- Differential input capacitance for Read : 6.7 pF (typ)
- Input noise : $0.46\text{nV} / \sqrt{\text{Hz}}$ (typ)
- Differential Head voltage swing : 9 Vp-p (typ)
- Differential P-ECL write data input
- Built-in write unsafe detection circuit.
- Built-in Servo write function (2/4 ch).
- Built-in IC protection circuit for short of head and GND.
- Read data outputs are high impedance in write mode.
- Built-in supply voltage monitor circuit prohibits incorrect write during power on or abnormal voltage.
- Self switching damping resistance ($R_D=420 \Omega$).


Function

Read, Write and Write unsafe detection for HDD, power supply ON/OFF detection.

Structure

Bipolar silicon monolithic IC


24 pin SSOP (Plastic)

**Absolute Maximum Ratings** ($T_a=25^\circ\text{C}$)

• Supply voltage	V_{CC}	6	V
• Write current	I_w	23	mAo-p
• Operating temperature	T_{opr}	-20 to +75	$^\circ\text{C}$
• Storage temperature	T_{stg}	-55 to +150	$^\circ\text{C}$
• Allowable power dissipation	P_D	800	mW
• WUS/SE pin input current	I_{SEH}	15	mA

Recommended Operating Conditions

• Supply voltage	V_{CC}	5.0 V \pm 10	%
• Write current	I_w	10 to 22	mAo-p



Pin Description

No.	Symbol	Equivalent circuit	Description
24	GND		
1 2 3 4 5 6 7 8 9 10 11 12	H0X H0C H0Y H1X H1C H1Y H2X H2C H2Y H3X H3C H3Y		Head. 4 channels provided.
14	WUS/SE		Write unsafe detection output / Servo Enable signal input.
15 16	WDY WDX		Differential P-ECL write data input.
13	Vcc		5 V power supply.
17	NC		

No.	Symbol	Equivalent circuit	Description
18 19	HS1 HS0	<p>HS0:R=78K, HS1:R=100K</p>	Head select signal input. Selects one of 4 heads according to Table 2.
23	R/W		Read/Write signal input At "High" : Read, at "Low" : Write.
20 21	RDX RDY		Read Amplifier output.
22	WC		A setting resistor for the write current value is connected between this pin and GND.

No.	Item	Symbol	SW conditions																	Measurement conditions	Min.	Typ.	Max.	Unit
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17					
10	Common mode rejection ratio	CMRR	a	a	a	a	b	a	a	d	b	a	a	b	a	a	b	b	In-phase input voltage SG2 : 100 mVp-p, 20 MHz When the Read amplifier output is V_{CM} [mVp-p], $CMRR = 20 \log \frac{100}{V_{CM}}$ +20 log Av Test point : V4	50			dB	
11	Power supply rejection ratio	PSRR	a	a	a	a	a	a	a	e	a	a	a	b	a	a	b	b	Ripple voltage SG3 : 100 mVp-p, 20 MHz When the Read amplifier output is V_P [mVp-p], $PSRR = 20 \log \frac{100}{V_P}$ +20 log Av Test point : V4	50			dB	
12	Channel separation	CS	a	a	a	a	a	b	a	a	c	b	a	a	b	a	a	b	Selected head input voltage : 0 mVp-p Unselected head input voltage SG1 : 100 mVp-p, 20 MHz When the Read amplifier output is V_{CS} [mVp-p], $CS = 20 \log \frac{100}{V_{CS}}$ +20 log Av Test point : V4	50			dB	
13	Read data output offset voltage for Read	V_{OFFR}	a	a	a	a	a	a	a	e	b	a	a	b	a	a	b	b	$V_{OFFR} = V_2 - V_3$ Test point : V2, V3	-300		300	mV	

No.	Item	Symbol	SW conditions																	Measurement conditions	Min.	Typ.	Max.	Unit
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17					
14	RDX, RDY common mode output voltage difference between modes	V _{diff}	a	a	a	a	a	a	a	e	b	a	a	b	a	a	a	a	c	Test point : Pin 20, 21	-300		300	mV
15	RDX, RDY common mode output voltage for Read	V _{RD}	a	a	a	a	a	a	a	e	b	a	a	b	a	a	a	a	b	Test Point : V ₂ , V ₃	V _{CC} -2.6	V _{CC} -2.3	V _{CC} -2.0	V

Unless otherwise specified, $V_{CC}=5\text{ V}$, $T_a=25\text{ }^\circ\text{C}$, f_{WD} (Write data frequency) =5 MHz, $I_w=20\text{ mA}$, L_H (Head inductance) =1 μH , R_H (Head DC resistance value) =12 Ω

Refer to Fig. 2 to Fig. 4

No.	Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
14	Head differential voltage amplitude	V_{SW}	Differential voltage between HX pin and HY pin at switching of Write current		9		Vp-p
15-1	Mode switching time Read to Write	T_{RW}	T_{RW} is the time required for Write current to turn to 90 % after Pin 23 changes from "High" to "Low".		130	150	ns
15-2	Mode switching time Write to Read	T_{WR1}	T_{WR1} is the time required for the Read amplifier output* to turn to 90 % after Pin 23 changes from "Low" to "High".		180	220	ns
		T_{WR2}	T_{WR2} is the time required for Write current to decrease to 10 % after Pin 23 changes from "Low" to "High".		100	200	ns
16-1	Mode switching time safe to unsafe	T_{SA1}	T_{SA1} is the time required for Pin 14 to turn "High" after the last transition of Write data when Write data is stopped in Write mode.	1.0	2.3	3	μs
16-2	Mode switching time unsafe to safe	T_{SA2}	T_{SA2} is the time required for Pin 14 to turn "Low" after the first transition of Write data in Write mode.			0.6	μs
17	Head switching time	T_H	T_H is the time required for the Read amplifier output* to reach 90 % when the selected head switched in Read mode.			0.6	μs
18	Write current propagation delay time	T_{PD}	T_{PD} is the time required for Write current to reach 90 % after the Write data falling edge. $L_H=0\text{ }\mu\text{H}$, $R_H=0\text{ }\Omega$		2	7	ns
19	Write current rise/fall time	T_R/T_F	T_R is the time required for Write current to reach 90 % from 10 %; T_F is the same time required to reach 10 % from 90 %. $L_H=0\text{ }\mu\text{H}$, $R_H=0\text{ }\Omega$		1	3	ns

*Read amplifier output 100 mVp-p 10 MHz

Test Circuit 1




Fig. 1

Test Circuit 2




Fig. 2

Timing Chart 1




Fig. 3

Timing Chart 2




Fig. 4

Description Functions

Read amplifier

This is a low noise amplifier for amplifying the signals from the heads with an emitter follower output.

The RDX and RDY are the outputs of the differential amplifier whose polarity between the RDX and X side of the head input is same.

Write circuit

The Write data input to WDX pin and WDY pin passes through the buffer amp. It drives the Write switch circuit which supplies the Write current to the heads.

The Write current flows into the X side when WDX is "Low" and WDY is "High".

Mode control

The mode are set as shown Table 1 by $\overline{R/W}$ and WUS/SE.

R/W	WUS/SE	HS0	HS1	Mode
L	X	See Table 2		Write
H	X			Read
L	**	See Table 3		Servo Write

Table 1. Mode selection

Head selection

The heads are selected as shown in Table 2 by the HS0, HS1 and HS2 pins.

HS0	HS1	Head
L	L	0
H	L	1
L	H	2
H	H	3

Table 2. Head selection

Servo write mode **

This mode allows for writing to multiple channels at once.

To enable servo write mode follow these steps:

- (1) Place the device in the Read mode.
- (2) Set HS0 and HS1 following Table 3.
- (3) Set WUS/SE to V_{SEH} , or input I_{SEH} to WUS/SE.
- (4) While maintaing step (2) and (3) above make R/W low, placing the device in servo write mode.

Write unsafe detection circuit

This circuit detects write errors.

In normal Write mode, the WUS output is low; in the conditions listed below, it is high.

- Head inputs is open (under the condition which. $RH=\infty$ and Write data frequency is ≤ 10 MHz)
- Head input is shorted to GND or VCC.
- Write data frequency is abnormally low.
- No write current.
- In read mode.
- Supply voltage is abnormal (see power supply ON/OFF detection).


Power supply ON/OFF detection

This circuit monitors V_{CC} to detect erroneous Writes. The error status is established when V_{CC} falls below the threshold voltage (V_{TH}) of the power supply ON/OFF detector, in which case the recording and playback functions are prohibited. When V_{CC} rises above V_{TH} , the prohibition of these functions is released.

HS0	HS1	Head
L	L	0, 1
H	L	0, 1, 2, 3
L	H	2, 3
H	H	0, 1, 2, 3

Table 3. Head selection in Servo Write mode

Application Circuit




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on operation

- This device handles high frequency and high gain signals. Please note the following;
 - ◆ Connect V_{CC} decoupling capacitor of approximately 1000 pF near the device.
 - ◆ Make the GND area as large as possible.
- When using as 2-channel, short-circuit the X and Y sides of unused head pins or leave them open.
- The WC pin is a constant voltage pin. When noise affects this pin, it creates noise in Write c current. Therefore, locate R_{wc} as close to the device as possible.

- Write unsafe detection circuit

This circuit uses the voltage waveforms of the head pins for detection.



- ◆ V_{FB} must be more than 2 V. When $V_{FB} < 2 V$, it is possible that Write unsafe detection maximum frequency becomes more than 1 MHz.
- ◆ The normal operating area of write unsafe detection circuit is changed by head inductance, head DC resistance, write current and other.


Application Notes

Use the following characteristics for reference.

V_{cc}=5V, T_a=25 °C

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
Write mode	Differential output capacitance	C _o	Between head input pins		4.5	6	pF
	Differential output resistance	R _o		300	420	545	Ω
Read mode	Differential input capacitance	C _i	Between head input pins		6.7	10	pF
	Differential input resistance	R _i	f=5 MHz	520	1200	2400	Ω
	Output resistance	R _{RD}	RDX or RDY, f=5 MHz			50	Ω
Unselected head differential current in Write mode		I _{US}	L _H =1 μH, R _H =12 Ω I _W =20 mA			0.2	mAp-p
Write current symmetry		T _{AS} *	L _H =0 μH, R _H =0 Ω I _W =20 mA	-0.5		0.5	ns

*T_{AS}=T₁-T₂



Setting of Write current

Write current can be set with resistor R_{wc} (kΩ) at Pin 22.

I_w=K/R_{wc} (mA) Refer to Fig. 5.











Fig.5 Write current vs. R_{wc}





Package Outline Unit : mm

24PIN SSOP(PLASTIC)



DETAIL A

PACKAGE STRUCTURE

SONY CODE	SSOP-24P-L01
EIAJ CODE	SSOP024-P-0056
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.1g

NOTE : PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).