

**Timing Generator and Signal Processor for Frame Readout CCD Image Sensor**

---

**Description**

The CXD3410GA is a timing generator and CCD signal processor IC for the ICX202/232, ICX224/284 CCD image sensor.

**Features**

- Timing generator functions
  - Horizontal drive frequency 12 to 18MHz (Base oscillation frequency 24 to 36MHz)
  - Supports frame readout/draft (quadruple speed)
  - High-speed/low-speed shutter function
  - Horizontal and vertical drivers for CCD image sensor
- CCD signal processor functions
  - Correlated double sampling
  - Programmable gain amplifier (PGA) allows gain adjustment over a wide range (–6 to +42dB)
  - 10-bit A/D converter
- Chip Scale Package (CSP):  
CSP allows vast reduction in the CCD camera block footprint

**Applications**


Digital still cameras

**Structure**

Silicon gate CMOS IC

**Applicable CCD Image Sensors**

- ICX202 (1/3", 1250K pixels)
- ICX232 (1/3.6", 1250K pixels)
- ICX224 (1/2", 2020K pixels)
- ICX284 (1/2.7", 2020K pixels)



**Absolute Maximum Ratings**

- Supply voltage
 

|                                      |                          |   |
|--------------------------------------|--------------------------|---|
| $V_{DDA}, V_{DDB}, V_{DDC}, V_{DDD}$ | $V_{SS} - 0.3$ to $+7.0$ | V |
| $V_{DDE}, V_{DDF}, V_{DDG}$          | $V_{SS} - 0.3$ to $+4.0$ | V |
| VL                                   | $-10.0$ to $V_{SS}$      | V |
| VH                                   | $V_L - 0.3$ to $+26.0$   | V |
- Input voltage (analog)
 

|          |                                  |   |
|----------|----------------------------------|---|
| $V_{IN}$ | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V |
|----------|----------------------------------|---|
- Input voltage (digital)
 

|       |                                  |   |
|-------|----------------------------------|---|
| $V_I$ | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V |
|-------|----------------------------------|---|
- Output voltage
 

|          |                                  |   |
|----------|----------------------------------|---|
| $V_{O1}$ | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V |
| $V_{O2}$ | $V_L - 0.3$ to $V_{SS} + 0.3$    | V |
| $V_{O3}$ | $V_L - 0.3$ to $V_H + 0.3$       | V |
- Operating temperature
 

|           |                |    |
|-----------|----------------|----|
| $T_{opr}$ | $-20$ to $+75$ | °C |
|-----------|----------------|----|
- Storage temperature
 

|           |                 |    |
|-----------|-----------------|----|
| $T_{stg}$ | $-55$ to $+125$ | °C |
|-----------|-----------------|----|

**Recommended Operating Conditions**


- Supply voltage
 

|                             |                  |   |
|-----------------------------|------------------|---|
| $V_{DDB}$                   | 3.0 to 5.5       | V |
| $V_{DDA}, V_{DDC}, V_{DDD}$ | 3.0 to 3.6       | V |
| VM                          | 0.0              | V |
| VH                          | 14.5 to 15.5     | V |
| VL                          | $-7.0$ to $-8.0$ | V |
| $V_{DDE}, V_{DDF}, V_{DDG}$ | 3.0 to 3.6       | V |
- Operating temperature
 

|           |                |    |
|-----------|----------------|----|
| $T_{opr}$ | $-20$ to $+75$ | °C |
|-----------|----------------|----|

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View)

|   |        |        |        |       |       |       |       |        |       |
|---|--------|--------|--------|-------|-------|-------|-------|--------|-------|
| A | NC     | NC     | SCK2   | SSI2  | TEST3 | AVSS4 | C8    | AVSS6  | AVDD5 |
| B | D2     | D1     | D0     | SEN2  | TEST5 | AVDD4 | C7    | AVDD3  | AVSS3 |
| C | D5     | D4     | D3     | TEST4 | AVSS5 | C9    | C3    | C4     | CCDIN |
| D | D8     | D7     | D6     |       |       |       | C1    | C2     | AVSS1 |
| E | D9     | DVDD1  | DVSS1  |       |       |       | AVSS2 | AVDD2  | AVDD1 |
| F | DVSS2  | DVSS3  | DVDD2  |       |       |       | PBLKI | XSHDI  | XSHPI |
| G | ADCLKI | CLPOBI | CLPDMI |       |       |       | PBLK  | XSHD   | XSHP  |
| H | ADCLK  | CLPOB  | CLPDM  |       |       |       | XRS   | VDD4   | VDD3  |
| J | CKI    | CKO    | VSS5   |       |       |       | VSS3  | H1     | H2    |
| K | OSCO   | MCKO   | VDD5   | VDD2  | RG    | VSS2  |       |        |       |
| L | OSCI   | SSI1   | VSS4   | VM    | V1A   | V3A   | VSS1  | EBCKSM | VDD1  |
| M | SCK1   | VD     | TEST1  | V2    | VH    | VL    | TEST2 | RST    | WEN   |
| N | SEN1   | HD     | VSS6   | V4    | V1B   | V3B   | SUB   | DSGAT  | ID    |
|   | 1      | 2      | 3      | 4     | 5     | 6     | 7     | 8      | 9     |

## Pin Description

| Pin No. | Symbol | I/O | Description   |
|---------|--------|-----|---|
| A1      | NC     | —   | No connected. (Open)  |
| A2      | NC     | —   | No connected. (Open)  |
| A3      | SCK2   | I   | CCD signal processor block serial interface clock input. (Schmitt trigger)  |
| A4      | SSI2   | I   | CCD signal processor block serial interface data input. (Schmitt trigger)   |
| A5      | TEST3  | I   | CCD signal processor block test input 3. Connect to DVss.                   |
| A6      | AVSS4  | —   | CCD signal processor block analog GND.                                      |
| A7      | C8     | —   | Capacitor connection.   |
| A8      | AVSS6  | —   | CCD signal processor block analog GND.                                      |
| A9      | AVDD5  | —   | CCD signal processor block analog power supply.                             |
| B1      | D2     | O   | ADC output.   |
| B2      | D1     | O   | ADC output.   |
| B3      | D0     | O   | ADC output (LSB).   |
| B4      | SEN2   | I   | CCD signal processor block serial interface enable input. (Schmitt trigger) |
| B5      | TEST5  | I   | CCD signal processor block test input 5. Connect to DVDD.                   |
| B6      | AVDD4  | —   | CCD signal processor block analog power supply.                             |
| B7      | C7     | —   | Capacitor connection.   |
| B8      | AVDD3  | —   | CCD signal processor block analog power supply.                             |
| B9      | AVSS3  | —   | CCD signal processor block analog GND.                                      |
| C1      | D5     | O   | ADC output.   |
| C2      | D4     | O   | ADC output.   |
| C3      | D3     | O   | ADC output.   |
| C4      | TEST4  | I   | CCD signal processor block test input 4. Connect to DVss.                   |
| C5      | AVSS5  | —   | CCD signal processor block analog GND.                                      |
| C6      | C9     | —   | Capacitor connection.   |
| C7      | C3     | —   | Capacitor connection.   |
| C8      | C4     | —   | Capacitor connection.   |
| C9      | CCDIN  | I   | CCD output signal input.  |
| D1      | D8     | O   | ADC output.   |
| D2      | D7     | O   | ADC output.   |
| D3      | D6     | O   | ADC output.   |
| D7      | C1     | —   | Capacitor connection.   |
| D8      | C2     | —   | Capacitor connection.   |
| D9      | AVSS1  | —   | CCD signal processor block analog GND.                                      |
| E1      | D9     | O   | ADC output (MSB).   |
| E2      | DVDD1  | —   | CCD signal processor block digital power supply. (Power supply for ADC)     |

| Pin No. | Symbol | I/O | Description   |
|---------|--------|-----|---|
| E3      | DVSS1  | —   | CCD signal processor block digital GND. (GND for ADC)                                     |
| E7      | AVSS2  | —   | CCD signal processor block analog GND.  |
| E8      | AVDD2  | —   | CCD signal processor block analog power supply.   |
| E9      | AVDD1  | —   | CCD signal processor block analog power supply.   |
| F1      | DVSS2  | —   | CCD signal processor block digital GND.   |
| F2      | DVSS3  | —   | CCD signal processor block digital GND.   |
| F3      | DVDD2  | —   | CCD signal processor block digital power supply.  |
| F7      | PBLKI  | I   | Pulse input for horizontal and vertical blanking period pulse cleaning. (Schmitt trigger) |
| F8      | XSHDI  | I   | CCD data level sample-and-hold pulse input. (Schmitt trigger)                             |
| F9      | XSHPI  | I   | CCD precharge level sample-and-hold pulse input. (Schmitt trigger)                        |
| G1      | ADCLKI | I   | Clock input for analog/digital conversion. (Schmitt trigger)                              |
| G2      | CLPOBI | I   | CCD optical black signal clamp pulse input. (Schmitt trigger)                             |
| G3      | CLPDMI | I   | CCD dummy signal clamp pulse input. (Schmitt trigger)                                     |
| G7      | PBLK   | O   | Pulse output for horizontal and vertical blanking period pulse cleaning.                  |
| G8      | XSHD   | O   | CCD data level sample-and-hold pulse output.  |
| G9      | XSHP   | O   | CCD precharge level sample-and-hold pulse output.   |
| H1      | ADCLK  | O   | Clock output for analog/digital conversion.   |
| H2      | CLPOB  | O   | CCD optical black signal clamp pulse output.  |
| H3      | CLPDM  | O   | CCD dummy signal clamp pulse output.  |
| H7      | XRS    | O   | Sample-and-hold pulse output for analog/digital conversion phase alignment.               |
| H8      | VDD4   | —   | Timing generator block digital power supply. (Power supply for CDS block)                 |
| H9      | VDD3   | —   | Timing generator block 3.0 to 5.0V power supply. (Power supply for H1/H2)                 |
| J1      | CKI    | I   | Inverter input.   |
| J2      | CKO    | O   | Inverter output.  |
| J3      | VSS5   | —   | Timing generator block digital GND.   |
| J7      | VSS3   | —   | Timing generator block digital GND.   |
| J8      | H1     | O   | CCD horizontal register clock output.   |
| J9      | H2     | O   | CCD horizontal register clock output.   |
| K1      | OSCO   | O   | Inverter output for oscillation. When not used, leave open or connect a capacitor.        |
| K2      | MCKO   | O   | System clock output for signal processor IC.  |
| K3      | VDD5   | —   | Timing generator block digital power supply. (Power supply for common logic block)        |
| K7      | VDD2   | —   | Timing generator block digital power supply. (Power supply for RG)                        |
| K8      | RG     | O   | CCD reset gate pulse output.  |
| K9      | VSS2   | —   | Timing generator block digital GND.   |
| L1      | OSCI   | I   | Inverter input for oscillation. When not used, fix to low.                                |

| Pin No. | Symbol | I/O | Description  |
|---------|--------|-----|--|
| L2      | SS1    | I   | Timing generator block serial interface data input.<br>Schmitt trigger input/No protective diode on power supply side.   |
| L3      | VSS4   | —   | Timing generator block digital GND.  |
| L4      | VM     | —   | Timing generator block digital GND. (GND for vertical driver)  |
| L5      | V1A    | O   | CCD vertical register clock output.  |
| L6      | V3A    | O   | CCD vertical register clock output.  |
| L7      | VSS1   | —   | Timing generator block digital GND.  |
| L8      | EBCKSM | I   | Checksum enable.<br>High: Checksum invalid, Low: Checksum valid (With pull-down resistor)  |
| L9      | VDD1   | —   | Timing generator block digital power supply.(Power supply for common logic block)  |
| M1      | SCK1   | I   | Timing generator block serial interface clock input.<br>Schmitt trigger input/No protective diode on power supply side.  |
| M2      | VD     | I   | Vertical sync signal input.  |
| M3      | TEST1  | I   | Timing generator block test input 1.<br>Normally fix to GND. (With pull-down resistor)   |
| M4      | V2     | O   | CCD vertical register clock output.  |
| M5      | VH     | —   | Timing generator block 15.0V power supply. (Power supply for vertical driver)  |
| M6      | VL     | —   | Timing generator block -7.5V power supply. (Power supply for vertical driver)  |
| M7      | TEST2  | I   | Timing generator block test input 2.<br>Normally fix to GND. (With pull-down resistor)   |
| M8      | RST    | I   | Timing generator block reset input.<br>High: Normal operation, Low: Reset control<br>Normally apply reset during power-on.<br>Schmitt trigger input/No protective diode on power supply side |
| M9      | WEN    | O   | Memory write timing pulse output.  |
| N1      | SEN1   | I   | Timing generator block serial interface strobe input.<br>Schmitt trigger input/No protective diode on power supply side  |
| N2      | HD     | I   | Horizontal sync signal input.  |
| N3      | VSS6   | —   | Timing generator block digital GND.  |
| N4      | V4     | O   | CCD vertical register clock output.  |
| N5      | V1B    | O   | CCD vertical register clock output.  |
| N6      | V3B    | O   | CCD vertical register clock output.  |
| N7      | SUB    | O   | CCD electronic shutter pulse output.   |
| N8      | DSGAT  | I   | Pulse generator enable.<br>High: enable, Low: disable<br>(Schmitt trigger input/no protective diode on power supply side)  |
| N9      | ID     | O   | Vertical direction line identification pulse output.   |

## Electrical Characteristics

## Timing Generator Block Electrical Characteristics

## DC Characteristics

(Within the recommended operating conditions)

| Item              | Pins                                       | Symbol           | Conditions                                     | Min.                   | Typ. | Max.                | Unit |
|-------------------|--|------------------|--|------------------------|------|---------------------|------|
| Supply voltage 1  | V <sub>DD2</sub>                           | V <sub>DDa</sub> |  | 3.0                    | 3.3  | 3.6                 | V    |
| Supply voltage 2  | V <sub>DD3</sub>                           | V <sub>DDb</sub> |  | 3.0                    | 3.3  | 5.5                 | V    |
| Supply voltage 3  | V <sub>DD4</sub>                           | V <sub>DDc</sub> |  | 3.0                    | 3.3  | 3.6                 | V    |
| Supply voltage 4  | V <sub>DD1</sub> , V <sub>DD5</sub>        | V <sub>DDd</sub> |  | 3.0                    | 3.3  | 3.6                 | V    |
| Input voltage 1*1 | RST, SCK1, SSI1, SEN1, DSGAT               | V <sub>I+</sub>  |  | 0.8V <sub>DDd</sub>    |      |                     | V    |
|                   |  | V <sub>I-</sub>  |  |                        |      | 0.2V <sub>DDd</sub> | V    |
| Input voltage 2*2 | TEST1, TEST2                               | V <sub>IH1</sub> |  | 0.7V <sub>DDd</sub>    |      |                     | V    |
|                   |  | V <sub>IL1</sub> |  |                        |      | 0.3V <sub>DDd</sub> | V    |
| Input voltage 3*3 | EBCKSM                                     | V <sub>IH2</sub> |  | 0.8V <sub>DDd</sub>    |      |                     | V    |
|                   |  | V <sub>IL2</sub> |  |                        |      | 0.2V <sub>DDd</sub> | V    |
| Input voltage 4   | VD, HD                                     | V <sub>IH3</sub> |  | 0.8V <sub>DDd</sub>    |      |                     | V    |
|                   |  | V <sub>IL3</sub> |  |                        |      | 0.2V <sub>DDd</sub> | V    |
| Output voltage 1  | H1, H2                                     | V <sub>OH1</sub> | Feed current where I <sub>OH</sub> = -22.0mA   | V <sub>DDb</sub> - 0.8 |      |                     | V    |
|                   |  | V <sub>OL1</sub> | Pull-in current where I <sub>OL</sub> = 14.4mA |                        |      | 0.4                 | V    |
| Output voltage 2  | RG   | V <sub>OH2</sub> | Feed current where I <sub>OH</sub> = -3.3mA    | V <sub>DDa</sub> - 0.8 |      |                     | V    |
|                   |  | V <sub>OL2</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA  |                        |      | 0.4                 | V    |
| Output voltage 3  | XSHP, XSHD, XRS, PBLK, CLPOB, CLPDM, ADCLK | V <sub>OH3</sub> | Feed current where I <sub>OH</sub> = -3.3mA    | V <sub>DDc</sub> - 0.8 |      |                     | V    |
|                   |  | V <sub>OL3</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA  |                        |      | 0.4                 | V    |
| Output voltage 4  | CKO  | V <sub>OH4</sub> | Feed current where I <sub>OH</sub> = -10.4mA   | V <sub>DDd</sub> - 0.8 |      |                     | V    |
|                   |  | V <sub>OL4</sub> | Pull-in current where I <sub>OL</sub> = 7.2mA  |                        |      | 0.4                 | V    |
| Output voltage 5  | MCKO                                       | V <sub>OH5</sub> | Feed current where I <sub>OH</sub> = -10.4mA   | V <sub>DDd</sub> - 0.8 |      |                     | V    |
|                   |  | V <sub>OL5</sub> | Pull-in current where I <sub>OL</sub> = 7.2mA  |                        |      | 0.4                 | V    |
| Output voltage 6  | ID, WEN                                    | V <sub>OH6</sub> | Feed current where I <sub>OH</sub> = -2.4mA    | V <sub>DDd</sub> - 0.8 |      |                     | V    |
|                   |  | V <sub>OL6</sub> | Pull-in current where I <sub>OL</sub> = 4.8mA  |                        |      | 0.4                 | V    |
| Output current 1  | V1A, V1B, V3A, V3B, V2, V4                 | I <sub>OL</sub>  | V1A/B, V2, V3A/B, V4 = -8.25V                  | 10.0                   |      |                     | mA   |
|                   |  | I <sub>OM1</sub> | V1A/B, V2, V3A/B, V4 = -0.25V                  |                        |      | -5.0                | mA   |
|                   |  | I <sub>OM2</sub> | V1A/B, V3A/B = 0.25V                           | 5.0                    |      |                     | mA   |
|                   |  | I <sub>OH</sub>  | V1A/B, V3A/B = 14.75V                          |                        |      | -7.2                | mA   |
| Output current 2  | SUB  | I <sub>OSL</sub> | SUB = -8.25V                                   | 5.4                    |      |                     | mA   |
|                   |  | I <sub>OSH</sub> | SUB = 14.75V                                   |                        |      | -4.0                | mA   |

\*1 This input pin is a schmitt trigger input and it does not have protective diode of the power supply side in the IC.

\*2 These input pins are with pull-down resistor in the IC.

\*3 These input pins are with pull-down resistor in the IC and they do not have protective diode of the power supply side in the IC.

**Note)** The above table indicates the condition for 3.3V drive.

**Inverter I/O Characteristics for Oscillation**

(Within the recommended operating conditions)

| Item                  | Pins       | Symbol          | Conditions  | Min.                   | Typ.                | Max.                | Unit |
|-----------------------|------------|-----------------|---|------------------------|---------------------|---------------------|------|
| Logical Vth           | OSCI       | LVth            |   |                        | V <sub>DDd</sub> /2 |                     | V    |
| Input voltage         | OSCI       | V <sub>IH</sub> |   | 0.7V <sub>DDd</sub>    |                     |                     | V    |
|                       |            | V <sub>IL</sub> |   |                        |                     | 0.3V <sub>DDd</sub> | V    |
| Output voltage        | OSCO       | V <sub>OH</sub> | Feed current where I <sub>OH</sub> = -3.6mA           | V <sub>DDd</sub> - 0.8 |                     |                     | V    |
|                       |            | V <sub>OL</sub> | Pull-in current where I <sub>OL</sub> = 2.4mA         |                        |                     | 0.4                 | V    |
| Feedback resistor     | OSCI, OSCO | RFB             | V <sub>IN</sub> = V <sub>DDd</sub> or V <sub>SS</sub> | 500k                   | 2M                  | 5M                  | Ω    |
| Oscillation frequency | OSCI, OSCO | f               |   | 20                     |                     | 50                  | MHz  |

**Inverter Input Characteristics for Base Oscillation Clock Duty Adjustment**

(Within the recommended operating conditions)

| Item            | Pins | Symbol          | Conditions                       | Min.                | Typ.                | Max.                | Unit             |
|-----------------|------|-----------------|----------------------------------|---------------------|---------------------|---------------------|------------------|
| Logical Vth     | CKI  | LVth            |                                  |                     | V <sub>DDd</sub> /2 |                     | V                |
| Input voltage   |      | V <sub>IH</sub> |                                  | 0.7V <sub>DDd</sub> |                     |                     | V                |
|                 |      | V <sub>IL</sub> |                                  |                     |                     | 0.3V <sub>DDd</sub> | V                |
| Input amplitude |      | V <sub>IN</sub> | f <sub>max</sub> 50MHz sine wave | 0.3                 |                     |                     | V <sub>p-p</sub> |

**Note)** Input voltage is the input voltage characteristics for direct input from an external source. Input amplitude is the input amplitude characteristics in the case of input through a capacitor.

**Switching Characteristics**(V<sub>H</sub> = 15.0V, V<sub>M</sub> = GND, V<sub>L</sub> = -7.5V)


| Item                 | Symbol | Conditions | Min. | Typ. | Max. | Unit |
|----------------------|--------|------------|------|------|------|------|
| Rise time            | TTLM   | VL to VM   | 200  | 350  | 500  | ns   |
|                      | TTMH   | VM to VH   | 200  | 350  | 500  | ns   |
|                      | TTLH   | VL to VH   | 30   | 60   | 90   | ns   |
| Fall time            | TTML   | VM to VL   | 200  | 350  | 500  | ns   |
|                      | TTHM   | VH to VM   | 200  | 350  | 500  | ns   |
|                      | TTHL   | VH to VL   | 30   | 60   | 90   | ns   |
| Output noise voltage | VCLH   |            |      |      | 1.0  | V    |
|                      | VCLL   |            |      |      | 1.0  | V    |
|                      | VCMH   |            |      |      | 1.0  | V    |
|                      | VCML   |            |      |      | 1.0  | V    |

**Notes)**


- The MOS structure of this IC has a low tolerance for static electricity, so full care should be given for measures to prevent electrostatic discharge.
- For noise and latch-up countermeasures, be sure to connect a by-pass capacitor (0.1μF or more) between each power supply pin (V<sub>H</sub>, V<sub>L</sub>) and GND.
- To protect the CCD image sensor, clamp the SUB pin output at V<sub>H</sub> before input to the CCD image sensor.




Switching Waveforms



Waveform Noise




Measurement Circuit



AC Characteristics


AC characteristics between the serial interface clocks



(Within the recommended operating conditions)

| Symbol | Definition  | Min. | Typ. | Max. | Unit |
|--------|---|------|------|------|------|
| $ts_1$ | SSI1 setup time, activated by the rising edge of SCK1 | 20   |      |      | ns   |
| $th_1$ | SSI1 hold time, activated by the rising edge of SCK1  | 20   |      |      | ns   |
| $ts_2$ | SCK1 setup time, activated by the rising edge of SEN1 | 20   |      |      | ns   |
| $ts_3$ | SEN1 setup time, activated by the rising edge of SCK1 | 20   |      |      | ns   |

Serial interface clock internal loading characteristics (1)




\* Be sure to maintain a constantly high SEN1 logic level near the falling edge of the HD in the horizontal period during which V1A/B and V3A/B values take the ternary value and during that horizontal period.

(Within the recommended operating conditions)

| Symbol | Definition   | Min. | Typ. | Max. | Unit    |
|--------|--|------|------|------|---------|
| $ts_1$ | SEN1 setup time, activated by the falling edge of HD | 0    |      |      | ns      |
| $th_1$ | SEN1 hold time, activated by the falling edge of HD  | 102  |      |      | $\mu$ s |

**Serial interface clock internal loading characteristics (2)**




\* Be sure to maintain a constantly high SEN1 logic level near the falling edge of VD.

(Within the recommended operating conditions)

| Symbol | Definition   | Min. | Typ. | Max. | Unit |
|--------|--|------|------|------|------|
| ts1    | SEN1 setup time, activated by the falling edge of VD | 0    |      |      | ns   |
| th1    | SEN1 hold time, activated by the falling edge of VD  | 200  |      |      | ns   |

**Serial interface clock output variation characteristics**


Normally, the serial interface data is loaded to the CXD3410GA at the timing shown in "Serial interface clock internal loading characteristics (1)" above. However, one exception to this is when the data such as STB is loaded to the CXD3410GA and controlled at the rising edge of SEN1. See "Description of Operation".



(Within the recommended operating conditions)

| Symbol   | Definition  | Min. | Typ. | Max. | Unit |
|----------|---|------|------|------|------|
| tpdPULSE | Output signal delay, activated by the rising edge of SEN1 | 5    |      | 100  | ns   |


**RST loading characteristics**



(Within the recommended operating conditions)

| Symbol | Definition      | Min. | Typ. | Max. | Unit |
|--------|-----------------|------|------|------|------|
| tw1    | RST pulse width | 35   |      |      | ns   |

**VD and HD loading characteristics**




MCKO load capacitance = 10pF

(Within the recommended operating conditions)

| Symbol | Definition   | Min. | Typ. | Max. | Unit |
|--------|--|------|------|------|------|
| ts1    | VD and HD setup time, activated by the rising edge of MCKO | 20   |      |      | ns   |
| th1    | VD and HD hold time, activated by the rising edge of MCKO  | 5    |      |      | ns   |

**DSGAT output timing characteristics**




H1, H2 load capacitance = 180pF

RG load capacitance = 30pF

XSHP, XSHD, XRS, PBLK, CLPOB, CLPDM, ADCLK = 10pF (Within the recommended operating conditions)

| Symbol    | Definition  | Min. | Typ. | Max. | Unit |
|-----------|---|------|------|------|------|
| $TpDSGAT$ | Time until the above outputs low after the fall of DSGAT. |      |      | 100  | ns   |

Output variation characteristics



WEN and ID load capacitance = 10pF

(Within the recommended operating conditions)

| Symbol | Definition   | Min. | Typ. | Max. | Unit |
|--------|--|------|------|------|------|
| tpd1   | Time until the above outputs change after the rise of MCKO | 20   |      | 60   | ns   |

## CCD Signal Processor Block Electrical Characteristics

### DC Characteristics

( $F_c = 18\text{MSPS}$ ,  $DV_{DD1, 2} = AV_{DD1, 2, 3, 4, 5} = 3.3\text{V}$ ,  $T_a = 25^\circ\text{C}$ )

| Item                     | Pins  | Symbol           | Conditions                                    | Min.                   | Typ. | Max. | Unit |
|--------------------------|---|------------------|---|------------------------|------|------|------|
| Supply voltage 1         | DV <sub>DD1</sub>   | V <sub>DDE</sub> |   | 3.0                    | 3.3  | 3.6  | V    |
| Supply voltage 2         | DV <sub>DD2</sub>   | V <sub>DDf</sub> |   | 3.0                    | 3.3  | 3.6  | V    |
| Supply voltage 3         | AV <sub>DD1</sub> ,<br>AV <sub>DD2</sub> ,<br>AV <sub>DD3</sub> ,<br>AV <sub>DD4</sub> ,<br>AV <sub>DD5</sub> | V <sub>DDg</sub> |   | 3.0                    | 3.3  | 3.6  | V    |
| Analog input capacitance | CCDIN   | C <sub>IN</sub>  |   |                        | 15   |      | pF   |
| Input voltage            | SCK2, SSI2,<br>SEN2, TEST3,<br>TEST4, XSHDI,<br>XSHPI, ADCLKI,<br>CLPOBI,<br>CLPDMI, PBLKI                    | V <sub>I+</sub>  |   |                        | 1.8  |      | V    |
|                          |   | V <sub>I-</sub>  |   |                        | 1.1  |      | V    |
| A/D clock duty           | ADCLKI  |                  |   |                        | 50   |      | %    |
| Output voltage           | D0 to D9  | V <sub>OH</sub>  | Feed current where I <sub>OH</sub> = -2.0mA   | V <sub>DDE</sub> - 0.9 |      |      | V    |
|                          |   | V <sub>OL</sub>  | Pull-in current where I <sub>OL</sub> = 2.0mA |                        |      | 0.4  | V    |

### Analog Characteristics


( $F_c = 18\text{MSPS}$ ,  $DV_{DD1, 2} = AV_{DD1, 2, 3, 4, 5} = 3.3\text{V}$ ,  $T_a = 25^\circ\text{C}$ )

| Item                                 | Symbol             | Conditions   | Min. | Typ. | Max. | Unit |
|--------------------------------------|--------------------|--|------|------|------|------|
| CCDIN input voltage amplitude        | V <sub>IN</sub>    | PGA gain = 0dB, output full scale  | 900  |      | 1100 | mV   |
| PGA maximum gain                     | G <sub>max</sub>   | PGA gain setting data = "3FFh"   |      | 42   |      | dB   |
| PGA minimum gain                     | G <sub>min</sub>   | PGA gain setting data = "000h"   |      | -6   |      | dB   |
| ADC resolution                       |                    |  |      | 10   |      | bit  |
| ADC maximum conversion rate          | F <sub>c</sub> max |  | 18   |      |      | MHz  |
| ADC integral non-linearity error     | E <sub>L</sub>     | PGA gain = 0dB   |      | ±1.0 | ±5.0 | LSB  |
| ADC differential non-linearity error | E <sub>D</sub>     | PGA gain = 0dB   |      | ±0.5 | ±1.0 | LSB  |
| Signal-to-noise ratio                | SNR*1              | CCDIN input connected to GND<br>via a coupling capacitor<br>PGA gain = 0dB |      | 62   |      | dB   |
| CCDIN input voltage clamp level      | CLP                |  |      | 1.5  |      | V    |
| CCD optical black signal clamp level | OB                 | OBLVL = "8h"<br>PGA gain = 0dB   |      | 32   |      | LSB  |

\*1 SNR = 20 log (full-scale voltage/rms noise)

AC Characteristics

AC characteristics between the serial interface clocks




\* The setting values are reflected to the operation 5 or 6 ADCLKI clocks after the serial data is loaded at the rise of SEN2.

(F<sub>C</sub> = 18MSPS, DV<sub>DD1, 2</sub> = AV<sub>DD1, 2, 3, 4, 5</sub> = 3.3V, Ta = 25°C)

| Symbol | Definition                                     | Min. | Typ. | Max. | Unit |
|--------|--|------|------|------|------|
| tp1    | SCK2 clock period                              | 100  |      |      | ns   |
| ts1    | SSI2 setup time, activated by the rise of SCK2 | 30   |      |      | ns   |
| th1    | SSI2 hold time, activated by the rise of SCK2  | 30   |      |      | ns   |
| ts2    | SCK2 setup time, activated by the rise of SEN2 | 30   |      |      | ns   |
| ts3    | SEN2 setup time, activated by the rise of SCK2 | 30   |      |      | ns   |



CDS/ADC Timing Chart




\* Set the input pulse polarity setting data D13, D14 and D15 of the serial interface data to "0".

( $F_c = 18\text{MSPS}$ ,  $DV_{DD1, 2} = AV_{DD1, 2, 3, 4, 5} = 3.3\text{V}$ ,  $T_a = 25^\circ\text{C}$ )

| Symbol | Definition          | Min. | Typ. | Max. | Unit   |
|--------|---------------------|------|------|------|--------|
| tw1    | ADCLKI clock period | 54   |      |      | ns     |
|        | ADCLKI clock duty   |      | 50   |      | %      |
| DL     | Data latency        |      | 9    |      | clocks |

Preblanking Timing Chart



## Description of Operation

Pulses output from the CXD3410GA's timing generator block are controlled mainly by the  $\overline{\text{RST}}$ ,  $\overline{\text{DSGAT}}$  pin and by the serial interface data. The Pin Status Table is shown below, and the details of serial interface control are described on page 20 and thereafter.

### Pin Status Table

| Pin No. | Symbol            | CAM | SLP | STB | DS GAT | RST | Pin No. | Symbol            | CAM | SLP | STB | DS GAT | RST |
|---------|-------------------|-----|-----|-----|--------|-----|---------|-------------------|-----|-----|-----|--------|-----|
| A1      | NC                |     |     | —   |        |     | D3      | D6                |     |     | —   |        |     |
| A2      | NC                |     |     | —   |        |     | D7      | C1                |     |     | —   |        |     |
| A3      | SCK2              |     |     | —   |        |     | D8      | C2                |     |     | —   |        |     |
| A4      | SSI2              |     |     | —   |        |     | D9      | AV <sub>SS1</sub> |     |     | —   |        |     |
| A5      | TEST3             |     |     | —   |        |     | E1      | D9                |     |     | —   |        |     |
| A6      | AV <sub>SS4</sub> |     |     | —   |        |     | E2      | DV <sub>DD1</sub> |     |     | —   |        |     |
| A7      | C8                |     |     | —   |        |     | E3      | DV <sub>SS1</sub> |     |     | —   |        |     |
| A8      | AV <sub>SS6</sub> |     |     | —   |        |     | E7      | AV <sub>SS2</sub> |     |     | —   |        |     |
| A9      | AV <sub>DD5</sub> |     |     | —   |        |     | E8      | AV <sub>DD2</sub> |     |     | —   |        |     |
| B1      | D2                |     |     | —   |        |     | E9      | AV <sub>DD1</sub> |     |     | —   |        |     |
| B2      | D1                |     |     | —   |        |     | F1      | DV <sub>SS2</sub> |     |     | —   |        |     |
| B3      | D0                |     |     | —   |        |     | F2      | DV <sub>SS3</sub> |     |     | —   |        |     |
| B4      | SEN2              |     |     | —   |        |     | F3      | DV <sub>DD2</sub> |     |     | —   |        |     |
| B5      | TEST5             |     |     | —   |        |     | F7      | PBLKI             |     |     | —   |        |     |
| B6      | AV <sub>DD4</sub> |     |     | —   |        |     | F8      | XSHDI             |     |     | —   |        |     |
| B7      | C7                |     |     | —   |        |     | F9      | XSHPI             |     |     | —   |        |     |
| B8      | AV <sub>DD3</sub> |     |     | —   |        |     | G1      | ADCLKI            |     |     | —   |        |     |
| B9      | AV <sub>SS3</sub> |     |     | —   |        |     | G2      | CLPOBI            |     |     | —   |        |     |
| C1      | D5                |     |     | —   |        |     | G3      | CLPDMI            |     |     | —   |        |     |
| C2      | D4                |     |     | —   |        |     | G7      | PBLK              | ACT | L   | L   | L      | H   |
| C3      | D3                |     |     | —   |        |     | G8      | XSHD              | ACT | L   | L   | L      | ACT |
| C4      | TEST4             |     |     | —   |        |     | G9      | XSHP              | ACT | L   | L   | L      | ACT |
| C5      | AV <sub>SS5</sub> |     |     | —   |        |     | H1      | ADCLK             | ACT | L   | L   | L      | ACT |
| C6      | C9                |     |     | —   |        |     | H2      | CLPOB             | ACT | L   | L   | L      | H   |
| C7      | C3                |     |     | —   |        |     | H3      | CLPDM             | ACT | L   | L   | L      | H   |
| C8      | C4                |     |     | —   |        |     | H7      | XRS               | ACT | L   | L   | L      | ACT |
| C9      | CCDIN             |     |     | —   |        |     | H8      | V <sub>DD4</sub>  |     |     | —   |        |     |
| D1      | D8                |     |     | —   |        |     | H9      | V <sub>DD3</sub>  |     |     | —   |        |     |
| D2      | D7                |     |     | —   |        |     | J1      | CKI               | ACT | ACT | ACT | ACT    | ACT |

| Pin No. | Symbol           | CAM | SLP | STB | DS GAT | RST | Pin No. | Symbol           | CAM | SLP | STB | DS GAT | RST |
|---------|------------------|-----|-----|-----|--------|-----|---------|------------------|-----|-----|-----|--------|-----|
| J2      | CKO              | ACT | ACT | L   | ACT    | ACT | L9      | V <sub>DD1</sub> | —   |     |     |        |     |
| J3      | V <sub>SS5</sub> | —   |     |     |        |     | M1      | SCK1             | ACT | ACT | ACT | ACT    | DIS |
| J7      | V <sub>SS3</sub> | —   |     |     |        |     | M2      | VD               | ACT | ACT | ACT | ACT    | ACT |
| J8      | H1               | ACT | L   | L   | L      | ACT | M3      | TEST1            | —   |     |     |        |     |
| J9      | H2               | ACT | L   | L   | L      | ACT | M4      | V2               | ACT | VM  | VM  | VM     | VM  |
| K1      | OSCO             | ACT | ACT | ACT | ACT    | ACT | M5      | VH               | —   |     |     |        |     |
| K2      | MCKO             | ACT | ACT | L   | ACT    | ACT | M6      | VL               | —   |     |     |        |     |
| K3      | V <sub>DD5</sub> | —   |     |     |        |     | M7      | TEST2            | —   |     |     |        |     |
| K7      | V <sub>DD2</sub> | —   |     |     |        |     | M8      | RST              | ACT | ACT | ACT | ACT    | L   |
| K8      | RG               | ACT | L   | L   | L      | ACT | M9      | WEN              | ACT | L   | L   | ACT    | L   |
| K9      | V <sub>SS2</sub> | —   |     |     |        |     | N1      | SEN1             | ACT | ACT | ACT | ACT    | DIS |
| L1      | OSCI             | ACT | ACT | ACT | ACT    | ACT | N2      | HD               | ACT | ACT | ACT | ACT    | ACT |
| L2      | SSI1             | ACT | ACT | ACT | ACT    | DIS | N3      | V <sub>SS6</sub> | —   |     |     |        |     |
| L3      | V <sub>SS4</sub> | —   |     |     |        |     | N4      | V4               | ACT | VM  | VM  | VM     | VL  |
| L4      | VM               | —   |     |     |        |     | N5      | V1B              | ACT | VH  | VH  | VH     | VM  |
| L5      | V1A              | ACT | VH  | VH  | VH     | VM  | N6      | V3B              | ACT | VH  | VH  | VH     | VL  |
| L6      | V3A              | ACT | VH  | VH  | VH     | VL  | N7      | SUB              | ACT | VH  | VH  | VH     | VL  |
| L7      | V <sub>SS1</sub> | —   |     |     |        |     | N8      | DSGAT            | ACT | ACT | ACT | L      | ACT |
| L8      | EBCKSM           | ACT | ACT | ACT | ACT    | ACT | N9      | ID               | ACT | L   | L   | ACT    | L   |

**Note)** ACT means that the circuit is operating, and DIS means that loading is stopped.


L indicates a low output level, and H a high output level in the controlled status.

Also, VH, VM and VL indicate the voltage levels applied to VH (Pin M5), VM (Pin L4) and VL (Pin M6), respectively, in the controlled status.

**Timing Generator Block Serial Interface Control**

The CXD3410GA's timing generator block basically loads and reflects the timing generator block serial interface data sent in the following format in the readout portion at the falling edge of HD. Here, readout portion specifies the horizontal period during which V1A/B and V3A/B, etc. take the ternary value.

Note that some items reflect the timing generator block serial interface data at the falling edge of VD or the rising edge of SEN1.



There are two categories of timing generator block serial interface data: CXD3410GA timing generator block drive control data (hereafter "control data") and electronic shutter data (hereafter "shutter data").

The details of each data are described below.

Control Data

| Data       | Symbol | Function                          | Data = 0                                      | Data = 1   | RST   |
|------------|--------|-----------------------------------|---|------------|-------|
| D00 to D07 | CHIP   | Chip enable                       | 10000001 → Enabled<br>Other values → Disabled |            | All 0 |
| D08 to D09 | CTG    | Category switching                | See [D08] to [D09] CTG.                       |            | All 0 |
| D10 to D11 | MODE   | Drive mode switching              | See [D10] to [D11] MODE.                      |            | All 0 |
| D12        | CCD    | CCD switching                     | ICX224/284                                    | ICX202/232 | 0     |
| D13 to D14 | SMD    | Electronic shutter mode switching | See [D13] to [D14] SMD.                       |            | All 0 |
| D15 to D35 | —      | —                                 | —   | —          | All 0 |
| D36 to D37 | LDAD   | ADCLK logic phase switching       | See [D36] to [D37] LDAD.                      |            | 1     |
|            |        |                                   |   |            | 0     |
| D38 to D39 | STB    | Standby control                   | See [D38] to [D39] STB.                       |            | All 0 |
| D40 to D47 | CKSM   | Checksum                          | See [D40] to [D47] CKSM.                      |            | All 0 |

## Shutter Data

| Data             | Symbol | Function  | Data = 0                                      | Data = 1 | RST      |
|------------------|--------|---|---|----------|----------|
| D00<br>to<br>D07 | CHIP   | Chip enable   | 10000001 → Enabled<br>Other values → Disabled |          | All<br>0 |
| D08<br>to<br>D09 | CTG    | Category switching                                    | See [D08] to [D09] CTG.                       |          | All<br>0 |
| D10<br>to<br>D17 | SVD    | Electronic shutter vertical period<br>specification   | See [D10] to [D17] SVD.                       |          | All<br>0 |
| D18<br>to<br>D27 | SHD    | Electronic shutter horizontal period<br>specification | See [D18] to [D27] SHD.                       |          | All<br>0 |
| D28<br>to<br>D35 | SPL    | High-speed shutter position<br>specification          | See [D28] to [D35] SPL.                       |          | All<br>0 |
| D36<br>to<br>D39 | —      | —   | —   | —        | All<br>0 |
| D40<br>to<br>D47 | CKSM   | Checksum  | See [D40] to [D47] CKSM.                      |          | All<br>0 |

**Detailed Description of Each Data**

**Shared data: D08 to D09 CTG [Category]**

Of the data provided to the CXD3410GA by the timing generator block serial interface, the CXD3410GA loads D10 and subsequent data to each data register as shown in the table below according to the combination of D08 and D09.

| D09 | D08 | Description of operation         |
|-----|-----|----------------------------------|
| 0   | 0   | Loading to control data register |
| 0   | 1   | Loading to shutter data register |
| 1   | X   | Test mode                        |

Note that the CXD3410GA can apply these categories consecutively within the same vertical period. However, care should be taken as the data is overwritten if the same category is applied.

**Shared data: D40 to D47 CKSM [Checksum]**

Checksum bit. Provide the data indicated as follows.

This function is enabled when EBCKSM is "L".

| MSB    |     |     |     |     |     |     | LSB |
|--------|-----|-----|-----|-----|-----|-----|-----|
| D07    | D06 | D05 | D04 | D03 | D02 | D01 | D00 |
| D15    | D14 | D13 | D12 | D11 | D10 | D09 | D08 |
| D23    | D22 | D21 | D20 | D19 | D18 | D17 | D16 |
| D31    | D30 | D29 | D28 | D27 | D26 | D25 | D24 |
| D39    | D38 | D37 | D36 | D35 | D34 | D33 | D32 |
| +) D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 |
| 0      | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

→ CKSM

→ Reflected if Sum is "0".

**Control data: D10 to D11 MODE [Drive mode]**

The CXD3410GA timing generator block drive mode can be switched as follows. However, the drive mode bits are loaded to the CXD3410GA and reflected at the falling edge of VD.

| D11 | D10 | Description of operation              |
|-----|-----|---------------------------------------|
| 0   | 0   | Draft mode (quadruple speed: default) |
| 0   | 1   | Frame mode (A field readout)          |
| 1   | 0   | Frame mode (B Field readout)          |
| 1   | 1   | Frame mode                            |

**Control data: D12 CCD [CCD switching]**

Specify CCD image sensor to use. However, the CCD switching bits are loaded to the CXD3410GA and reflected at the falling edge of VD.

The default is "ICX224/ICX284".

| D12 | CCD           |
|-----|---------------|
| 0   | ICX224/ICX284 |
| 1   | ICX202/ICX232 |

**Control data: D36 to D37 LDAD [ADCLK logic phase]**

This indicates the ADCLK logic phase adjustment data. The default is 90° relative to MCKO.

| D37 | D36 | Degree of adjustment (°) |
|-----|-----|--------------------------|
| 0   | 0   | 0                        |
| 0   | 1   | 90                       |
| 1   | 0   | 180                      |
| 1   | 1   | 270                      |

**Control data: D38 to D39 STB [Standby]**

The operating mode of the timing generator block is switched as follows. However, the standby bits are loaded to the CXD3410GA and control is applied immediately at the rising edge of SEN1.

| D39 | D38 | Symbol | Operating mode        |
|-----|-----|--------|-----------------------|
| X   | 0   | CAM    | Normal operating mode |
| 0   | 1   | SLP    | Sleep mode            |
| 1   | 1   | STB    | Standby mode          |

See the Pin Status Table for the pin status in each mode.



**Control data/shutter data: [Electronic shutter]**

The CXD3410GA realizes various electronic shutter functions by using control data [D13] to [D14] SMD and shutter data [D10] to [D17] SVD, [D18] to [D27] SHD and [D28] to [D35] SPL.

These functions are described in detail below.

First, the various modes are shown below.

These modes are switched using control data [D13] to [D14] SMD.

| D14 | D13 | Description of operation          |
|-----|-----|-----------------------------------|
| 0   | 0   | Electronic shutter stopped mode   |
| 0   | 1   | High-speed/low-speed shutter mode |
| 1   | 0   |                                   |
| 1   | 1   | HTSG control mode                 |

The electronic shutter data is expressed as shown in the table below using [D18] to [D27] SHD as an example.

| MSB |     |     |     |     |     | LSB |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 |
| 0   | 1   | 1   | 1   | 0   | 0   | 0   | 0   | 1   | 1   |
| ↓   |     |     | ↓   |     |     |     | ↓   |     |     |
| 1   |     |     | C   |     |     |     | 3   |     |     |

SHD is expressed as [1C3h].

**[Electronic shutter stopped mode]**

During this mode, all shutter data items are invalid.

SUB is not output in this mode, so the shutter speed is the accumulation time for one field.

**[High-speed/low-speed shutter mode]**


During this mode, the shutter data items have the following meanings.

| Symbol | Data           | Description   |
|--------|----------------|---|
| SVD    | [D10] to [D17] | Number of vertical periods specification (00h ≤ SVD ≤ FFh)                        |
| SHD    | [D18] to [D27] | Number of horizontal periods specification (000h ≤ SHD ≤ 3FFh)                    |
| SPL    | [D28] to [D35] | Vertical period specification for high-speed shutter operation (000h ≤ SPL ≤ FFh) |

The period during which SVD and SHD are specified together is the shutter speed. Concretely, when specifying high-speed shutter, SVD is set to "00h". (See the figure.) During low-speed shutter, or in other words when SVD is set to "01h" or higher, the serial interface data is not loaded until this period is finished.


The vertical period indicated here corresponds to one field in each drive mode. In addition, the number of horizontal periods applied to SHD can be considered as (number of SUB pulses – 1).

**Note)** The bit data definition area is assured in terms of the CXD3410GA functions, and does not assure the CCD characteristics.



Further, SPL can be used during this mode to specify the SUB output at the desired vertical period during the low-speed shutter period.

In the case below, SUB is output based on SHD at the SPL vertical period out of (SVD + 1) vertical periods.




Incidentally, SPL is counted as "00h", "01h", "02h" and so on in conformance with SVD.

Using this function, it is possible to achieve smooth exposure time transitions when changing from low-speed shutter to high-speed shutter or vice-versa.

**[HTSG control mode]**


During this mode, all shutter data items are invalid.

The V1A/B and V3A/B ternary level outputs are stopped, so the shutter speed is the value obtained by adding the shutter speed specified in the preceding vertical period to the vertical period during which these readout pulses are stopped as shown in the figure.



**Chart-1 Vertical Direction Timing Chart**  
**Applicable CCD image sensor**  
 • ICX224/ICX284


**MODE**  
 Frame mode



\* The number of SUB pulses is determined by the serial interface. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.

**Chart-2 Vertical Direction Timing Chart**

**MODE**  
Draft mode (Quadruple-speed)



\* The number of SUB pulses is determined by the serial interface. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.


Chart-3 Horizontal Direction Timing Chart

Applicable CCD image sensor

- ICX224/ICX284

MODE

Frame mode



\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.1 to 10.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* ID and WEN are output at the timing shown above at the position shown in Chart-1.


Applicable CCD image sensor

- ICX224/ICX284

MODE

Draft mode (Quadruple-speed)


Chart-4 Horizontal Direction Timing Chart



\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.1 to 10.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* ID and WEN are output at the timing shown above at the position shown in Chart-2.

**Chart-5 Horizontal Direction Timing Chart**  
(High-speed sweep: C)

**MODE**  
Frame mode



- \* The HD of this chart indicates the actual CXD3410GA load timing.
- \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.
- \* The HD fall period should be between approximately 3.1 to 10.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).
- \* SUB is output at the timing shown above when output is controlled by the serial interface data.
- \* High-speed sweep of V1A/B, V2, V3A/B and V4 is performed up to 22H of 1848ck (#758).




Applicable CCD image sensor

- ICX224/ICX284

MODE

Frame mode


Chart-6 Horizontal Direction Timing Chart



\* The HD of this chart indicates the actual CXD3410GA load firing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.0 to 13.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).

**Chart-7 Horizontal Direction Timing Chart**  
**MODE**  
 Draft mode (Quadruple-speed)

**Applicable CCD image sensor**  
 • ICX224/ICX284




\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.1 to 10.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).

**Applicable CCD image sensor**  
 • ICX202/ICX232

**MODE**  
 Frame mode

**Chart-8 Vertical Direction Timing Chart**



\* The number of SUB pulses is determined by the serial interface data. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.


**Chart-9 Vertical Direction Timing Chart**

**Applicable CCD image sensor**

- ICX202/ICX232

**MODE**

Draft mode (Quadruple-speed)



\* The number of SUB pulses is determined by the serial interface data. This chart shows the case where SUB pulses are output in each horizontal period.  
 \* ID is low for lines where CCD OUT contains the R component, and high for lines where CCD OUT contains the B component.


Chart-10 Horizontal Direction Timing Chart

Applicable CCD image sensor

- ICX202/ICX232

MODE

Frame mode



- \* The HD of this chart indicates the actual CXD3410GA load timing.
- \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.
- \* The HD fall period should be between approximately 3.0 to 13.4µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs).
- \* SUB is output at the timing shown above when output is controlled by the serial interface data.
- \* ID and WEN are output at the timing shown above at the position shown in Chart-8.


Chart-11 Horizontal Direction Timing Chart

MODE

Draft mode (Quadruple-speed)

Applicable CCD image sensor

- ICX202/ICX232




\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.0 to 13.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* ID and WEN are output at the timing shown above at the position shown in Chart-9.

**Chart-12** Horizontal Direction Timing Chart  
(High-speed sweep: C)

**MODE**  
Frame mode

**Applicable CCD image sensor**  
• ICX202/ICX232




\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.0 to 13.4µs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4µs).  
 \* SUB is output at the timing shown above when output is controlled by the serial interface data.  
 \* High-speed sweep of V1A/B, V2, V3A/B and V4 is performed up to 33H of 1295ck (#659).

Chart-13 Horizontal Direction Timing Chart

MODE  
Frame mode

Applicable CCD image sensor  
• ICX202/ICX232




\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.0 to 13.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).



Applicable CCD image sensor  
 • ICX202/ICX232

MODE  
 Draft mode (Quadruple-speed)

Chart-14 Horizontal Direction Timing Chart




\* The HD of this chart indicates the actual CXD3410GA load timing.  
 \* The numbers at the output pulse transition points indicate the count at the MCKO rise from the fall of HD.  
 \* The HD fall period should be between approximately 3.0 to 13.4μs (when the drive frequency is 18MHz). This chart shows a period of 115ck (6.4μs).

Chart-15 High-Speed Phase Timing Chart

MODE

Applicable CCD image sensor  
 • ICX224/ICX284/ICX202/ICX232




\* HD' indicates the HD which is the actual CXD3410GA load timing.  
 \* The phase relationship of each pulse shows the logical position relationship. For the actual output waveform, a delay is added to each pulse.  
 \* The logical phase of ADCLK can be specified by the serial interface.

**CCD Signal Processor Block Serial Interface Control**

The CXD3410GA's CCD signal processor block basically loads the CCD signal processor block serial interface data sent in the following format at the rising edge of SEN2, and the setting values are then reflected to the operation 6 ADCLKI clocks after that.

CCD signal processor block serial interface control requires clock input to ADCLKI in order to load and reflect the serial interface data to operation, so this should normally be performed when the timing generator block is in the normal operation mode.



There are four categories of CCD signal processor block serial interface data: standby control data, PGA gain setting data, OB clamp level setting data, and input pulse polarity setting data.

Note that when data from multiple categories is loaded consecutively, the data for the category loaded last is valid and data from other categories is lost. When transferring data from multiple categories, raise SEN2 for each category and wait until the setting value 6 ADCKLI clocks after that has been reflected to operation, then transmit the next category.

The detail of each data are described below.

**Standby Control Data**

| Data       | Symbol | Function           | Data = 0              | Data = 1     |
|------------|--------|--------------------|-----------------------|--------------|
| D00        | TEST   | Test code          | Set to 0.             |              |
| D01 to D03 | CTG    | Category switching | [D01] to [D03] CTG    |              |
| D04 to D14 | FIXED  | —                  | Set to All 0.         |              |
| D15        | STB    | Standby control    | Normal operating mode | Standby mode |

**PGA Gain Setting Data**

| Data       | Symbol | Function              | Data = 0                 | Data = 1 |
|------------|--------|-----------------------|--------------------------|----------|
| D00        | TEST   | Test code             | Set to 0.                |          |
| D01 to D03 | CTG    | Category switching    | [D01] to [D03] CTG       |          |
| D04 to D05 | FIXED  | —                     | Set to All 0.            |          |
| D06 to D15 | GAIN   | PGA gain setting data | See [D06] to [D15] GAIN. |          |

**OB Clamp Level Setting Data**

| Data       | Symbol | Function                    | Data = 0                  | Data = 1 |
|------------|--------|-----------------------------|---------------------------|----------|
| D00        | TEST   | Test code                   | Set to 0.                 |          |
| D01 to D03 | CTG    | Category switching          | [D01] to [D03] CTG        |          |
| D04 to D11 | FIXED  | —                           | Set to All 0.             |          |
| D12 to D15 | OBLVL  | OB clamp level setting data | See [D12] to [D15] OBLVL. |          |

**Input Pulse Polarity Setting Data**

| Data       | Symbol | Function                          | Data = 0           | Data = 1 |
|------------|--------|-----------------------------------|--------------------|----------|
| D00        | TEST   | Test code                         | Set to 0.          |          |
| D01 to D03 | CTG    | Category switching                | [D01] to [D03] CTG |          |
| D04 to D12 | FIXED  | —                                 | Set to All 0.      |          |
| D13 to D15 | POL    | Input pulse polarity setting data | Set to All 0.      |          |

**Detailed Description of Each Data**

**Shared data: D01 to D03 CTG [Category]**

Of the data provided to the CXD3410GA by the CCD signal processor block serial interface, the CXD3410GA loads D04 and subsequent data to each data register as shown in the table below according to the combination of D01 to D03 .

| D01 | D02 | D03 | Description of operation                              |
|-----|-----|-----|---|
| 0   | 0   | 0   | Loading to standby control data register              |
| 0   | 0   | 1   | Loading to PGA gain setting data register             |
| 0   | 1   | 0   | Loading to OB clamp level setting data register       |
| 0   | 1   | 1   | Loading to input pulse polarity setting data register |
| 1   | X   | X   | Access prohibited                                     |

**Standby control data: D15 STB [Standby]**

The operating mode of the CCD signal processor block is switched as follows. When the CCD signal processor block is in standby mode, only the serial interface is valid.

| D15 | Description of operation |
|-----|--------------------------|
| 0   | Normal operating mode    |
| 1   | Standby mode             |

**PGA gain setting data: D06 to D15 GAIN [PGA gain]**

The CXD3410GA can set the programmable gain amplifier (PGA) gain from -6dB to +42dB in 1024 steps by using PGA gain setting data D06 to D15 GAIN.

The PGA gain setting data is expressed as shown in the table below using D06 to D15 GAIN.

| MSB |     |     |     |     |     |     |     |     |     | LSB |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| D06 | D07 | D08 | D09 | D10 | D11 | D12 | D13 | D14 | D15 |     |
| 0   | 1   | 1   | 1   | 0   | 0   | 0   | 0   | 1   | 1   |     |
| ↓   |     |     | ↓   |     |     |     | ↓   |     |     |     |
| 1   |     |     | C   |     |     |     | 3   |     |     |     |

GAIN is expressed as 1C3h .

For example, when GAIN is set to "000h", "080h", "220h", "348h" and "3FFh", the respective PGA gain setting values are -6dB, 0dB, +20dB, +34dB and +42dB.

**OB clamp level setting data: [D12] to [D15] OBLVL [OB clamp level]**

The CXD3410GA can set the OPB clamp output value from 0 to 60LSB in 4LSB steps by using CCD signal processor block control data [D12] to [D15] OBLVL.


The OPB clamp output setting data is expressed as shown in the table below using [D12] to [D15] OBLVL.

| MSB |     | LSB |     |
|-----|-----|-----|-----|
| D12 | D13 | D14 | D15 |
| 0   | 1   | 1   | 0   |
|     |     | ↓   |     |
|     |     | 6   |     |

OBLVL is expressed as [6h] .

For example, when OBLVL is set to "0h", "1h", "8h" and "Fh", the respective OPB clamp output setting values are 0LSB, 4LSB, 32LSB and 60LSB.

Application Circuit Block Diagram




This block diagram illustrates connections with each circuit block, and is not an actual circuit diagram. See the CCD image sensor data sheet for an example of specific circuit connections with the CCD image sensor.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Notes on Operation

1. Be sure to start up the timing generator block VL and VH pin power supplies at the timing shown in the figure below in order to prevent the SUB pin of the CCD image sensor from going to negative potential. In addition, start up the timing generator block V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DD3</sub>, V<sub>DD4</sub> and V<sub>DD5</sub> pin and CCD signal processor block DV<sub>DD1</sub>, DV<sub>DD2</sub>, AV<sub>DD1</sub>, AV<sub>DD2</sub>, AV<sub>DD3</sub>, AV<sub>DD4</sub> and AV<sub>DD5</sub> pin power supplies at the same time either before or at the same time as the VH pin power supply is started up.




2. Reset the timing generator block and CCD signal processor block during power-on. The timing generator block is reset by inputting the reset signal to the RST pin. The CCD signal processor block is reset by initializing the serial data.
3. Separate the timing generator block V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DD3</sub>, V<sub>DD4</sub> and V<sub>DD5</sub> pins from the CCD signal processor block DV<sub>DD1</sub>, DV<sub>DD2</sub>, AV<sub>DD1</sub>, AV<sub>DD2</sub>, AV<sub>DD3</sub>, AV<sub>DD4</sub> and AV<sub>DD5</sub> pins. Also, the ADC output driver stage is connected to the dedicated power supply pin DV<sub>DD1</sub>. Separating this pin from other power supplies is recommended to avoid affecting the internal analog circuits.
4. The difference in potential between the timing generator block V<sub>DD4</sub> pin supply voltage 3 V<sub>DDc</sub> and the CCD signal processor block DV<sub>DD1</sub>, DV<sub>DD2</sub>, AV<sub>DD1</sub>, AV<sub>DD2</sub>, AV<sub>DD3</sub>, AV<sub>DD4</sub> and AV<sub>DD5</sub> pin supply voltages 1 V<sub>DDe</sub>, 2 V<sub>DDf</sub> and 3 V<sub>DDg</sub> should be 0.1V or less.
5. The timing generator block and CCD signal processor block ground pins should use a shared ground which is connected outside the IC. When the set ground is divided into digital and analog blocks, connect the timing generator block ground pins to the digital ground and the CCD signal processor block ground pins to the analog ground. The difference in potential between the timing generator block V<sub>SS1</sub>, V<sub>SS2</sub>, V<sub>SS3</sub>, V<sub>SS4</sub>, V<sub>SS5</sub>, V<sub>SS6</sub> and VM and the CCD signal processor block DV<sub>SS1</sub>, DV<sub>SS2</sub>, DV<sub>SS3</sub>, AV<sub>SS1</sub>, AV<sub>SS2</sub>, AV<sub>SS3</sub>, AV<sub>SS4</sub>, AV<sub>SS5</sub> and AV<sub>SS6</sub> should be 0.1V or less.
6. Do not perform serial communication with the CCD signal processor block during the effective image period, as this may cause the picture quality to deteriorate. In addition, using SCK2, SSI2 and SEN2, which are used by the CCD signal processor block, use of the dedicated ports is recommended. When using these pins as shared ports with the timing generator block or other ICs, be sure to thoroughly confirm the effects on picture quality before use.



Package Outline

Unit: mm

Oita Ass'y



HITACHI TOKYO Ass'y

