T-75-11-33

Marconi
Electronic Devices

Digital Switch Module

MA811

FEATURES

* Single 5v supply

* Low power CMOS design

* Inputs and outputs TTL compatible

* Compatible with CCITT 32 channel 2.048 Mb/s format (Rec. G732)

* 256 input/256 output channels

* Inputs and outputs can be serial or parallel

* Variable input/output frame delay

* Designed to allow easy expansion into larger switching matrices

DI0	1	28	FSP1
DI1	2	27	VDD
DI2	3	26	CLK
DI3	4	25	CI1
DI4	5	24	P1
DI5	6	23	P2
DI6	7	22	P3
DI7	8	21	CI0
FSP2	9	20	VSS
DO7	10	19	CO1
DO6	11	18	CO0
DO5	12	17	DO0
DO4	13	16	DO1
DO3	14	15	DO2

28 Pin DIL ceramic or plastic package

GENERAL DESCRIPTION

The MA811 is a CMOS device providing digital switching for up to 256 8-bit channels as used in PCM or data systems. 8-bit words are received and transmitted at 2.048 Mb/s on each of eight input and eight output lines respectively either in a parallel format with 256 consecutive channels or in serial format with 32 channels multiplexed on to each of the eight lines.

The device operates unidirectionally and allows 8-bit words from any incoming channel to be switched to any outgoing channel, under the control of an on-chip connection memory, which may be updated or interrogated via an external control interface. The control interface and addressing facilities are designed to allow easy expansion to provide greater switching capacity.

Applications include PCM switching systems in which up to 32 × 64 Kb/s speech/data channels are time division multiplexed on to a single line in CCITT Recommendation G732 2.048 Mb/s format.

Alternatively, the device can be used as a high speed data switch at data rates up to 2.048 Mb/s and can be used to convert 8-bit channels from serial to parallel format or vice versa.


Integrated Circuits

Marconi

MA811	Digital Switch Module	**Marconi** Electronic Devices

FUNCTIONAL DESCRIPTION

The MA811 Digital Switch Module is designed to provide switching for 256 × 8-bit PCM encoded speech or data channels operating at rates up to 2.048 Mb/s. The input and output data is handled in frames containing 256 8-bit channels in either serial or parallel format and repeating at a rate of up to 8 KHz. The format of these frames is shown in Fig. 2. When operating at 2.048 Mb/s in serial input/output mode, 32 channels each operating at a rate of 64 Kb/s are multiplexed on to each line according to CCITT specifications for PCM transmission (Recommendation G732).

The input frame to output frame delay is variable (up to one frame period) with the input channel data stored on-chip until being sent to the appropriate output channel. The switching of any input channel is independent of any other channel and once set up, the connection between an input channel and an output channel is maintained until a new connection is specified via the control interface.

Switching is achieved as follows:

The MA811 contains two read/write memories — the SPEECH (i.e. PCM) memory and the CONNECTION memory.

In the speech memory, there is one 8-bit location dedicated to each of the 256 8-bit PCM (speech) input channels. In each frame of incoming data, each 8-bit PCM word will be written to a location in the speech memory according to its input channel. This operation is repeated in successive frames.

In the connection memory, there is one location dedicated to each of the 256 PCM output channels. Each of these locations contains an 8-bit word which is used to address one of the 256 locations in the speech memory (and hence one of the 256 input channels). The PCM word contained in this location is then sent to the output channel concerned. Thus switching of an 8-bit word between an input channel and an output channel is achieved.

In fact, to provide greater flexibility, a ninth bit is appended to each connection memory location. This is known as the internal busy bit, B_{int}. If $B_{int} = 0$, the output channel is said to be busy and switching is as described as above. If $B_{int} = 1$ the output channel is said to be idle and no input channel is switched to it. Instead, the 8-bit word in the connection memory location (to which B_{int} is appended) is sent directly to the output channel. This 8-bit word would normally be an idle code.

The device also contains an input buffer/demultiplexor and an output buffer/multiplexor. The function of the input buffer is to receive incoming 8-bit PCM channels in either serial or parallel format and to write each of the 256 channels to the appropriate locations in the speech memory. Similarly, the output buffer will receive the 256 output channels and multiplex them on to the output lines in either serial or parallel format.

Switching is implemented by the control logic which also provides an external control interface. The control interface allows data to be written to the connection store so that new input/output channel connections can be made or data inserted into an output channel. The external outputs from the control interface also allow data to be read from the connection store and from any output channel.

For some applications, a 256 channel switching capacity may be insufficient and so the MA811 has been designed such that it may easily be cascaded to form a larger switching matrix (see application note). The control interface design makes this particularly easy, allowing both the control interface input and output lines and the PCM input or output lines of several DSMs to be simply wired together without the need for additional control logic. When used in this mode, a matrix of DSMs will act simply like a larger DSM. The serial nature of the control lines, the ease with which devices may be matrixed and the low power CMOS design make the MA811 particularly suitable for densely packed printed circuit boards providing a large switching capacity.

Marconi
Electronic Devices

Digital Switch Module

MA811

Fig. 1   DSM Block Diagram

PCM
Inputs

2.048
Mb/s

Input Buffer

8

SPEECH
STORE
256 × 8

CONNECTION
STORE
256 × (8 + 1)

8   8   9   9

Master
Clock

Frame
Sync
Inputs

CONTROL LOGIC

Output Buffer

8

PCM
Outputs
2.048
Mb/s

Control
Interface
Inputs

Control
Interface
Outputs

Address
Assignment
Pins

MA811

Digital Switch Module

Marconi
Electronic Devices

ABSOLUTE MAXIMUM RATINGS*

	Min	Max	Units
Supply voltage V_{DD}	−0.3	6.5	V
Voltage on any pin	V_{SS}−0.3	V_{DD}+0.3	V
Operating temperature	0	70	°C
Storage temperature	−55	+125	°C

* Stresses above those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

D.C. ELECTRICAL CHARACTERISTICS at V_{DD} = 5v ±%, Ambient temperature = 25°C

	Symbol	Min	Typ	Max	Units	Conditions
High level input voltage	V_{IH}	2.0			V	
Low level input voltage	V_{IL}	−0.3		0.8	V	
Supply current			<5	10	mA	CLK = 4.096 MHz
Input current	I_{IH}			10	μA	V_{IH} = V_{DD}+0.3v
	I_{IL}			10	μA	−0.3v V_{IL} 0.8v except Pin 9
				100	μA	−0.3v V_{IL} 0.8v Pin 9
Low level output voltage	V_{OL}			0.4	V	Rpu = 1Kohm
High level output voltage	V_{OH}	2.8			V	Rpu = 1Kohm
Input capacitance	C_i			5	pF	
Output capacitance	C_o			5	pF	

A.C. ELECTRICAL CHARACTERISTICS† at V_{DD}=5v ±5%, Ambient temperature 0 to +70°C

	Symbol	Min	Typ	Max	Units	Conditions
Master clock period	t_c	240	244	2400	nS	
Master clock low period	t_{cl}	80			nS	
Master clock high period	t_{ch}	80			nS	
Frame sync period	t_f	512		512		Master clock periods
Frame sync set up time	t_{fss}	50			nS	
Frame sync hold time	t_{fsh}	50			nS	
Input data set up time	t_{ds}	50			nS	
Input data hold time	t_{dh}	50			nS	
Master clock to output delay	t_{cd}	5		150	nS	

† see Figure 3(b)

Marconi
Electronic Devices

Digital Switch
Module

MA811

PIN DESCRIPTION

No.	Name	Function and Description
1 - 8	DI0 - DI7	SPEECH DATA INPUTS. These inputs carry the 256 8-bit channels (containing PCM encoded speech or data) in either serial or parallel format for switching. All eight input lines must be bit and timeslot synchronous. The start and format (i.e. serial or parallel) of an input frame is determined by the input frame synchronisation pulse on Pin 28 (FSP1). Input and output channels are formatted and numbered as shown in Figure 2 and the input channel timing is shown in Figure 3.
10 - 17	DO7 - DO0	SPEECH DATA OUTPUTS. These outputs carry the 256 8-bit channels (containing PCM encoded speech or data) in either serial or parallel format after switching. All eight output lines are bit and timeslot synchronous. The timing of the output frame relative to the input frame is determined by the input to Pin 9 (FSP2). These outputs are open-drain type and should be tied externally to VDD using 1Kohm resistors.
9 28	FSP2 FSP1	FRAME SYNC PULSE INPUTS. A frame sync pulse input on FSP1 provides a frame datum for the incoming data (on both the speech and control inputs) and indicates the active edges of the system clock. In addition the duration of the sync pulse low period determines the speech data input and output formats (i.e. serial or parallel) as shown in Table 1. The FSP2 input is used to define the start of the output frame. If no frame sync pulse is provided on FSP2, the output frame will automatically start 21 bits after FSP1 (mode 1), and will be timed by the negative clock edges alternate to those used for clocking the input frame.
22 - 24	P3 - P1	ADDRESS ASSIGNMENT PINS. These pins are each hardwired to VDD or VSS in order to assign a unique address for up to eight DSMs in a matrix. This allows several DSMs to share the same control interface lines (CI0, CI1 and CO0, CO1).
21, 25	CI0, CI1	CONTROL INTERFACE INPUTS. These are serial control inputs into which all instructions and data regarding the addressing of the DSM, routing of the PCM inputs and outputs and channel insertion and extraction are entered. CI1 is the control instruction input. 8-bit words entered on CI1 correspond to, and control the 8-bit words entered synchronously on CI0, the control data input.
18, 19	CO0, CO1	CONTROL INTERFACE OUTPUTS. These are serial outputs which respond to the words received on the control interface inputs. There is a fixed response time of 21 bit periods between a control interface input word and the corresponding control interface output word. The control instruction output CO1 carries 8-bit words which refer to the words carried on the control data output CI0. These outputs are used to extract data from either the speech or connection memories. CO0 and CO1 are open drain outputs and should be tied high externally using 1Kohm resistors.
26	CLK	MASTER CLOCK INPUT. This input requires a 4.096 MHz TTL level clock. All input signals are strobed on alternate falling clock edges (the active edge is assigned by the position of the input frame sync pulse FSP1). All output data is clocked out on the opposite alternate negative edges of the clock.
20	VSS	NEGATIVE POWER SUPPLY PIN. Connect to 0v.
27	VDD	POSITIVE POWER SUPPLY PIN. Connect to +5v.

MA811

Digital Switch Module

Marconi
Electronic Devices

Figure 2. INPUT/OUTPUT DATA FORMATS

1. Serial Data Format

2. Parallel Data Format

Marconi
Electronic Devices

Digital Switch Module

MA811

INTERFACE DESCRIPTION

i) Timing Interface

The following timing information signals must be provided to the MA811:

a) A 4.096 MHz master clock on CLK (Pin 26).

b) An input frame synchronisation pulse on FSP1 (Pin 28). This pulse must repeat every 125μs (i.e. every 512 master clock periods).

c) (Optional). An output frame synchronisation pulse on FSP2 (Pin 9) which repeats every 125μs (512 master clock periods). If this is not provided, the MA811 will default to assuming a start time for the output frame 21 bit periods after FSP1.

The master clock is used to strobe all data into and out of the DSM. Data is clocked in on the speech data inputs (DI0-7) and the control interface inputs (CI0, CI1) on alternate falling edges of the master clock. The first active edge of the master clock in each frame is assigned by the timing of the input frame sync pulse FSP1, as shown in Figure 3.

FSP1 also indicates a frame datum for the speech data inputs and control interface inputs, thereby allowing an input channel to be identified by its input line and/or input timeslot (Fig. 3). The length of the frame sync pulse low period is used to determine the format of the data on the speech data inputs and outputs.

Table 1

| Length of low period (clock periods)	Format
1	Serial In, Serial Out (SISO)
2	Serial In, Parallel Out (SIPO)
3	Parallel In, Serial Out (PISO)
4	Parallel In, Parallel Out (PIPO)

The input and output formats are explained in the Data Interface description.

The input frame sync pulse must repeat every 512 master clock periods to denote the start of each input frame.

The output frame sync input allows the start of each output frame to be denoted in the same way as the input frames. If no pulse is provided on FSP2, then the output frame starts 21 bits after the FSP1 automatically. As FSP2 is internally tied high by a resistor, it may be left open circuit.

Zero frame delay is achieved by tying FSP2 to FSP1.

The length of the pulse on FSP2 has no relevance to the operation of the MA811.

MA811

Digital Switch Module

Marconi
Electronic Devices

Figure 3(a)   DSM TIMING DIAGRAM

Active clock edges

4.096 MHz Clock

Input Frame Datum

FSP1

Speech Data Input/Output Format
SISO

SIPO

PISO

PIPO

Timeslot 0

Speech Data In (DI0 - DI7)

| Bit 1 | Bit 2 | Bit 3 | Bit 4 |

Output Frame Datum

FSP2 (Shown tied to FSP1 to give input/output delay)

Speech Data In (DI0 - DI7)

| Bit 1 | Bit 2 | Bit 3 | Bit 4 |

Figure 3(b)   TIMING INFORMATION

Input Frame Datum

t_c
t_{cl} t_{ch}

Master Clock

t_{fsh} t_{fss} t_{fsh}

Input Frame Sync Pulse

t_{ds} t_{dh}

Input Data

$t_{cd}(max)$

$t_{cd}(min)$

Output Data

Output Frame Datum

3548   B-01

Marconi
Electronic Devices

Digital Switch Module

MA811

INTERFACE DESCRIPTION (continued)

ii) Data Interface

The data interface consists of eight input lines DI0-7 and eight output lines DO0-7. Input and output lines carry data at a rate of 2.048 Mb/s. This allows 256 8-bit PCM or data channels repeating at a rate of 8 KHz to be switched from the input lines to the output lines.

The data on both the input and output lines is in frames arranged either as 32 serial 8-bit channels on each of the eight input or output lines or, as 256 consecutive 8-bit parallel words on the eight input or output lines. These formats and the numbering scheme for the channels are shown in Figure 2. Any combination of parallel or serial input or output formats is possible and may be selected by the length of the input frame sync pulse on FSP1 as explained in the timing interface description.

The input frames are clocked in by alternate negative edges of the master clock. All input lines must be both bit and channel synchronous with each other. The output frames are clocked on the other alternate negative edges to the input frames.

Outputs are open drain type and should be connected via a 1Kohm resistor to V_{DD}. This allows several DSMs to be wired ORed on to the same PCM lines in a matrix configuration.

iii) Control Interface

The control interface consists of two input lines (CI0 and CI1) and two output lines (CO0 and CO1). The operation of the control interface is summarised in Table 2.

a) Control Interface Inputs

The two input lines receive data in the form of serial 8-bit words at the same rate, and synchonised with the data input lines DI0-DI7. Thus, 32 8-bit words are received per frame.

Each 8-bit control instruction word received on CI1 corresponds to and controls the processing of the 8-bit control data word received in the same timeslot on CI0.

Control Instruction Word

The control instruction word format is shown in Figure 4.

Each control instruction word refers to a specific connection memory location (and hence, also to a specific output channel). The connection memory location is addressed by a combination of the timeslot number in which the word is received and the three bits A0, A1, A2 within the control instruction word.

Bits S3, S2 and S1 are used to identify a particular DSM in an array. These bits are compared to the hardwired address assignment pins, P3, P2 and P1. If they match, the control instruction word is intended for this particular DSM and the DSM will respond accordingly (this is the normal mode in an application using only one DSM). However, if P3 and S3 match, but either or both S2 and S1 do not match P2 and P1, the DSM will recognise that the message is intended for another DSM which shares the same control interface and speech data lines within a matrix (see Application note). This does not mean that the message is completely ignored. If the message specifies a write operation to a location in another DSM's connection memory, then this DSM will fill its corresponding location with all 1s (including B_{int}) in order that its speech data output will go open drain on the same output line and timeslot as that of the addressed DSM. This facility allows a DSM matrix to operate particularly efficiently, as several DSMs can be wire ORed on to the same control lines and when a new connection on to an output channel is made, previous connections from other DSMs are automatically removed.

In the case of a mismatch between S3 and P3, the control instruction word and the control data word are completely ignored as it is assumed that the message is for a DSM with outputs connected to other lines.

| MA811 | Digital Switch Module | **Marconi** Electronic Devices |

INTERFACE DESCRIPTION (continued)

The W bit is the read/write bit. If $W = 0$ the operation is a write operation then (subject to an address match on S3, S2 and S1) new data will be written to the appropriate connection memory location. This new data will consist of the 8-bit control data word loaded synchronously on CI0 and the external busy bit, B_{ext}, from the control instruction word. B_{ext} then becomes the internal busy bit B_{int}, a ninth bit attached to the eight data bits in each connection memory location. If $B_{int} = 0$, then an input channel to output channel connection is made, the location of the word in the connection memory indicating the output channel and the 8 bits at that location (loaded on CI0) indicating the input channel to be switched to the output channel. If $B_{int} = 1$, the 8 bits in the connection memory are switched directly to the output channel. This facility allows an idle code to be inserted via the control interface when an output channel is unused.

Control Data Word

Figure 4 shows the three possible formats for the control data word loaded synchronously with the control instruction word. If $W = 0$ and $B_{ext} = 0$ in the CIW, one of the first two formats should be used (depending upon whether the speech data format is serial or parallel). If $B_{ext} = 1$, the third format should be used, as this is data to be sent to an output channel.

If $W = 1$ in the corresponding control instruction word, then the operation is a read and the data on CO0 is irrelevant.

b) Control Interface Outputs

The two control interface output lines, CO1 and CO0 (Pins 19 and 18) transmit data in the form of serial 8-bit words in response to messages received on the control instruction input CI1. The outputs operate at the same data rate as the inputs (i.e. 32 8-bit words per frame) and are synchronous with each other, each control instruction output word transmitted on CO1 corresponding to the accompanying control data output word on CO0.

The delay time from input messages on CI0 and CI1 to the response messages on CO0 and CO1 is 21 bit periods (the outputs are clocked on the other alternate falling edges of the master clock to the inputs). This is a fixed delay and does not vary with the input/output frame delay.

Control Instruction Output Word

The format of the control instruction output word is shown in Fig. 5. The information carried on CO1 relates to the data on CO0. As explained earlier, each pair of control interface words on CI0 and CI1 refer to a specific connection memory location, therefore, the control interface output words which form a response will also refer to the same connection memory location.

If the S3 bit in the control instruction word input on CI1 does not match P3, then the input message is ignored and the control interface outputs, CO1 and CO0 will go open-drain (i.e. all 1s) during the response timeslot).

When S3 = P3 on CI1, then the response word on CO1 will always contain a reflection of the connection memory addressing bits A0, A1 and A2 and the W (read/write) bit on CI1. This information, together with the timeslot during which the output words are transmitted, provides the information on whether the input message was a read or write operation and which connection memory location (and, therefore, output channel) is being referred to. The remaining bits of the control instruction output word and the data contained in the corresponding word on CO0 will depend upon the operation being performed and the contents of the connection memory.

When $W = 0$ on CI1 (i.e. a write operation), then the corresponding control data output word on CO0 will reflect the new connection memory contents at the specified location and B_{int} will, similarly, be reflected on CO1. If the new contents of the connection memory location is all 1s, including B_{int} (because either the input message was addressed to another DSM in a matrix or because all 1s were specifically written to this location in this DSM) this will be reflected by the control data output CO0 going open-drain during the

Marconi
Electronic Devices

Digital Switch Module
MA811

relevant timeslot. Also the S1, S2 and S3 bits on CO1 will be set to one. If the word on CI1 was specifically addressed to this DSM and the connection memory location contents is not all 1s, then S1, S2 and S3 will reflect the address of this DSM (i.e. P1, P2 and P3). As only one DSM in a matrix can have anything other than all 1s in corresponding connection memory locations (because only one device can be active in a PCM output channel at a time) this arrangement ensures that only this DSM responds with the address in the relevant timeslot.

When $W = 1$ on the control instruction word on CI1 (i.e. a read operation) the data input on CI0 is irrelevant. It is not necessary to specify which DSM is to be read from by matching S1 and S2 to P1 and P2 because when used on a matrix, only one of the DSMs with output lines wired together will contain any data other than all 1s in the connection memory location which is to be read. Therefore, only one DSM will respond to the read instruction by transmitting data on CO0 and a reflection of its address on CO1 — other DSMs will go open-drain at the appropriate time. The status of the B_{ext} bit in the control instruction input word determines whether the read operation refers to reading the word in the connection memory location or reading the PCM output channel associated with this location. If $B_{ext} = 0$, the connection memory is read. If $B_{ext} = 1$, the output channel word is read — this may be the word from the speech memory addressed by the contents of the connection memory or the word from the connection memory itself, depending upon the status of B_{int} appended to this location.

Control Data Output Word

The four possible control data output word formats are shown in Fig. 5. Which format is applicable is determined by the information requested, and the format in which this data is stored on chip.

MA811

Digital Switch Module

Marconi Electronic Devices

Figure 4. CONTROL INTERFACE INPUT MESSAGE FORMATS

Control instruction input on CI1

| S3 | $\overline{A2}$ | $\overline{A1}$ | $\overline{A0}$ | W | B_{ext} | S2 | S1 |

Control data input on CI0

Format for routing serial data on DI0 - DI1

| Incoming line | | | Incoming timeslot | | | | |
| $\overline{A2}$ | $\overline{A1}$ | $\overline{A0}$ | $\overline{TS4}$ | $\overline{TS3}$ | $\overline{TS2}$ | $\overline{TS1}$ | $\overline{TS0}$ |

Format for routing parallel data on DI0 - DI7

| Incoming channel | | | | | | | |
| $\overline{2}$ | $\overline{1}$ | $\overline{0}$ | $\overline{7}$ | $\overline{6}$ | $\overline{5}$ | $\overline{4}$ | $\overline{3}$ |

Format for data to be inserted on output channel

| Idle code | | | | | | | |
| a | b | c | d | e | f | g | h |

input first / input last

Figure 5. CONTROL INTERFACE OUTPUT MESSAGE FORMATS

Control instruction output on CO1

| S3 | $\overline{A2}$ | $\overline{A1}$ | $\overline{A0}$ | W | B | S2 | S1 |

Control data output on CO0

Data from speech store interrogation

| PCM word | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | ← CCITT bit numbers

Data from connection store (serial speech data input format)

| Incoming line | | | Incoming timeslot | | | | |
| $\overline{A2}$ | $\overline{A1}$ | $\overline{A0}$ | $\overline{TS4}$ | $\overline{TS3}$ | $\overline{TS2}$ | $\overline{TS1}$ | $\overline{TS0}$ |

Data from connection store (parallel speech data input format)

| Incoming channel | | | | | | | |
| $\overline{2}$ | $\overline{1}$ | $\overline{0}$ | $\overline{7}$ | $\overline{6}$ | $\overline{5}$ | $\overline{4}$ | $\overline{3}$ |

Data from connection store (word inserted on output channel)

| Idle code | | | | | | | |
| a | b | c | d | e | f | g | h |

output first / output last

Marconi
Electronic Devices

Digital Switch Module   MA811

Table 2. CONTROL INTERFACE OPERATION

Control instruction word input on CI1 — S3 A2 A1 A0 W B S2 S1	Control data word input on CI0	Connection store location old contents — Bint	Connection store location new contents	Control instruction word output on CO1 — S3 A2 A1 A0 W B S2S1	Control data word output on CO0	Comment
P3 X X X X X X 0 X X	X X X X X X X X	X X X X X X X X	Old contents	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	The DSM ignores this command completely as S3 ≠ P3. Command does not refer to DSM in this column.
P3 0 X X P1	X X X X X X X X	X X X X X X X X	1 1 1 1 1 1 1 1	1 As CI1 1 1	1 1 1 1 1 1 1 1	Another DSM in this column addressed. Disconnect output during specified channel.
P3 0 X P2 X	Word to be inserted in output channel	X X X X X X X X	Word received on CI0 1	P3 As CI1 0 1 P2 P1 *	Bits 0 - 7 of new connection store contents	This DSM specifically addressed. Write to and read from connection memory.
P3 0 1 P2 P1	Specify input channel to be switched to output channel	X X X X X X X X	Word received on CI0 0	P3 As CI1 0 0 P2 P1	Bits 0 - 7 of new connection store contents	
P3 1 0 X X	X X X X X X X X	X X X X X X X 1	Old contents	P3 As CI1 1 1 P2 P1 *	Bits 0 - 7 of new connection store contents	Read Connection Store Contents of the active DSM on specified line during specified timeslot.
P3 1 0 X X	X X X X X X X X	X X X X X X X 0	Old contents	P3 As CI1 1 0 P2 P1	Bits 0 - 7 of new connection store contents	
P3 1 1 X X	X X X X X X X X	X X X X X X X 1	Old contents	P3 As CI1 1 1 P2 P1 *	Bits 0 - 7 of new connection store contents	Read word to be output by the active DSM on specified line during specified timeslot.
P3 1 1 X X	X X X X X X X X	X X X X X X X 0	Old contents	P3 As CI1 1 0 P2 P1	Word from speech store location addressed by connection store word	

These three bits specify which output line the word refers to

← Input conditions   Response →

* Except when addressed connection store location contains all 1s. In this case S1, S2, S3 = 1

X = Don't Care

MA811	**Digital Switch Module**

Marconi Electronic Devices

ADDITIONAL NOTES

1. Channel Numbering

When the DSM is operated in a mixed input/output format mode, i.e. Serial In, Parallel Out, or Parallel In, Serial Out, it is necessary to be able to equate channel numbers.

In parallel mode, a channel number is identified simply by its timeslot number as follows:

MSB   LSB
TS7   TS6   TS5   TS4   TS3   TS2   TS1   TS0

In serial mode, a channel number is identified by taking the line number and timeslot number and assembling them as follows:

MSB   LSB
TS4   TS3   TS2   TS1   TS0   A2   A0   A1

2. DSM Internal Delays

There is a fixed minimum internal delay through the DSM for PCM words which is that produced by format conversion and the memory read/write cycle within the DSM. This delay is 21 bit periods (i.e. 42 master clock periods) and is the shortest period in which an input word can be sent to an output channel.

If the FSP2 input is left open circuit, then the fixed delay will be 21 bit periods, but if an output frame sync pulse is provided, the fixed delay will be up to 255 bit periods longer, dependent upon the timing of the FSP2 relative to FSP1.

The total delay for any particular channel is equal to this fixed delay plus a variable delay determined by the time spent in the speech memory waiting for the relevant output timeslot.

The overall delay is given by the following relation:

$$D = F + (N-M) \text{ for } N \geqslant M$$

$$D = F + 256 + (N - M) \text{ for } N < M$$

$\left.\right\}$ PIPO format

$$D = F + (\text{INT}\frac{N}{8} - \text{INT}\frac{M}{8}) \times 8 \text{ for } N \geqslant M$$

$$D = F + 256 + (\text{INT}\frac{N}{8} - \text{INT}\frac{M}{8}) \times 8 \text{ for } N < M$$

$\left.\right\}$ SISO format

where

D = total delay in bit periods (488nS)
F = fixed delay in bit periods (21 bits or specified by FSP2)
M = Incoming channel number
N = Outgoing channel number

# Marconi
Electronic Devices

Digital Switch Module   MA811

MA811 APPLICATION INFORMATION

This diagram shows how a 1024 channel DSM matrix may be constructed, providing four times the switching capacity of a single DSM. Note that the control interface allows DSMs connected to the same PCM output lines to be wired ORed to common interface lines without additional logic.

Control Interface Lines

MA811

Digital Switch Module

Marconi
Electronic Devices

PACKAGE OUTLINE
CERAMIC SIDEBRAZED DUAL - IN - LINE

Alternative shape for terminals

Seating plane

⊕ | 0.254mm (0.01 in) Ⓜ

0-15°   0-15°

Dimension A includes any: LID

REF.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A			5.6			0.220
A_1	0.38		1.53	0.015		0.060
b	0.38		0.59	0.015		0.023
c	0.20		0.36	0.008		0.014
D			37.85			1.490
e		2.54TP			0.100TP	
e_1		15.24TP			0.600TP	
H	4.71		5.38	0.185		0.212
ME			15.90			0.626
Z			1.27			0.050

The information presented herein is to the best of our knowledge true and accurate. No warranty or guarantee, express or implied is made regarding the capacity, performance or suitability of any product.
You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.
All our products and materials are sold subject to our Conditions of Sales available on request.

3556   B-09

MARCONI ELECTRONIC DEVICES, INC

	PREFIX	DEVICE	SUFFIX
	MA_	5101	CBC - XXX

Add S for Radiation Hard CMOS/SOS ─────┘

Package ─────

Screening & Inspection ─────

Temperature Range ─────

Special Requirements/Enhancements ─────

PACKAGE

A. Pin Grid Array
C. Ceramic DIL
E. Epic
F. Flat Pack
G. Cerdip
L. Leadless Chip Carrier
M. Module
N. Naked Die
P. Plastic DIL
Q. Quad Plastic J-Lead
R. Qual Cerpack J-Lead
S. SO Plastic
X. Special

TEMPERATURE RANGE

A. Special
B. 0 to 70°C
C. -55 to +125°C
D. -25 to +70°C
E. -25 to +85°C
F. -40 to +85°C
G. -55 to +85°C
H. -40 to +125°C
J. -10 to +80°C
K. 0 to +200°C

SCREENING & INSPECTION

B. Mil Std-883C Class B
G. Commercial Hermetic
L. Commercial Plastic
S. Mil Std-883C Class S
T. ESA9000
X. Special

3679   D-06