


Features

- High clock frequency
- Low current drain
- High reference accuracy
- All monitoring functions



Type	Ordering Code	Package
TDA 4916 GG	Q67000-A9230	P-DSO-24-1

Functional Description and Application

The general-purpose single-ended switch-mode power supply device for the direct control of SIPMOS power transistors incorporates both digital and analog functions. These are required for the construction of high-quality flyback, forward and choke converters. The device can be likewise used for transformer-less voltage multipliers and variable-speed motors.

Faults occurring during operation of the switch-mode power supply are detected by comparators integrated in the device which initiate protective functions.

In addition, pairs of power supplies can be synchronized in antiphase. In-phase or antiphase synchronization is possible when more than two power supplies are involved.

Pin Configuration
(top view)




Figure 1

Pin Definitions and Functions

Pin No.	Symbol	Function
1	0V GND	GND
2	V_S	Supply voltage
3	0V QSIP	Ground QSIP
4	Q SIP	SIPMOS driver
5	V_S QSIP	Supply voltage driver
6	SF	Series feed
7	- I K5/- I K6	Current sensor negative input
8	+ I K5	Current sensor K5
9	+ I K6	Current turn-OFF K6
10	Q K6	Output K6
11	PO	Pulse omission
12	C_{SS}	Soft start
13	I SYN	Input synchronization
14	Q SYN	Output synchronization
15	R_T	Frequency generator
16	C_T	Frequency generator
17	C_R	Ramp generator
18	I K4	Input undervoltage
19	I K3	Input overvoltage
20	I K1	Input K1
21	Q OP	Output operational amplifier
22	- I OP	Input operational amplifier
23	+ I OP	Input operational amplifier
24	V_{REF}	Reference voltage




Figure 2
Block Diagram

Circuit Description

The individual functional sections of the device and their interactions are described below.

Power Supply at V_S

The device does not enable the output until the turn-ON threshold of V_S is exceeded. The duty factor (active time/period) can then rise from zero to the value set with K1 in the time determined by the soft start. The turn-OFF threshold lies below the turn-ON threshold. Below the turn-OFF threshold the output Q SIP is reliably low.

Frequency Generator

The frequency is mainly determined by close-tolerance external components and the calibrated reference voltage.

The switching frequency at the output can be set by suitable choice of R_t and C_t .

The maximum possible duty factor can be reduced by a defined amount by means of a resistor from C_T to 0V GND. The maximum possible duty factor can be increased by a defined amount by means of a resistor from C_T to V_S .

Ramp Generator

The ramp generator is controlled by the frequency generator and operates with the same frequency. Capacitor C_r on the ramp generator is discharged by an internally-set current and charged via a current set externally. The duration of the falling edge of the ramp generator output must be shorter than its rise time. Only then do the upper and lower switching levels of the ramp generator signal have their nominal values.

In “voltage mode control” operation, the rising edge of the ramp generator signal is compared with an externally set dc voltage in comparator K1 for pulse-width control at the output. The slope of the rising edge is set by the current through R_r . The voltage source connected to R_r can be the SMPS input voltage. This makes it possible to control the duty factor for a constant volt-second product at the output. This control option (precontrol) permits equalization of known disturbances (e.g. input voltage ripple).

Superimposed load current control (current mode control) can also be implemented. For this purpose the actual current at the source of the SIPMOS transistor is sensed and compared with the specified value in comparator K5.

Comparator K1 (duty factor setting for voltage mode control)

The two plus inputs of the comparator are so connected that the lower plus level is always compared with the minus input level. As soon as the voltage of the rising edge of the sawtooth (minus input) exceeds the lower of the two plus input levels, the output is inhibited via the turn-OFF Flip-Flop, that is to say the High time of the output can be continuously varied. Since the frequency remains constant, this corresponds to a duty factor change.

Comparator K2

The comparator has a switching threshold at 1.5 V. Its output sets the fault Flip-Flop when the voltage on capacitor C_a lies below 1.5 V. However, the fault Flip-Flop accepts the setting pulse only if no reset pulse (fault) is applied. This prevents resetting of the output as long as a fault signal is present.

Comparators K3 (overvoltage), K4 (undervoltage), V_S Undervoltage, V_{REF} Overcurrent

These are fault detectors which cause the output to be inhibited immediately by the fault Flip-Flop when faults occur. When faults are no longer present, the duty factor is reestablished via the soft start C_{SS} . In the event of undervoltage, a current is injected at the input of K4 with the aid of which an adjustable hysteresis or latching is made possible. The value of the hysteresis is determined by the internal resistance of the external drive source and the current injected internally at the input of K4. In the event of undervoltage at K4, the injected current flows into the device.

Comparator K5 (duty factor setting for current mode control)

K5 is used to sense the source current at the switching transistor. The plus input of the comparator is fed out. Enabling of output Q SIP after cessation of the fault is effected with an H signal at the turn-OFF Flip-Flop output.

Comparator K6 (overcurrent turn-OFF)

The turn-OFF Flip-Flop is reset when overcurrent is detected by K6. In combination with the pulse-omission facility, individual pulses can then be omitted. This then results in a limited rise in the output current with a rising overload at the output.

Operational Amplifier OP

Opamp OP is a high-quality operational amplifier. It can be used in the control circuit to transfer the variations in the voltage to be regulated in amplified form to the free plus input of comparator K1. As a result, a voltage change is converted into a duty factor change. The output of OP is an open collector. The frequency response of OP is already corrected. The plus input is connected internally via a capacitor to ground. This gives the inverting amplifier a more favorable phase response.

Turn-OFF Flip-Flop AFF

A pulse is fed to the set input of the turn-OFF Flip-Flop with the falling edge of the frequency generator signal. However, it can only really be set if no reset signal is applied. With a set turn-OFF Flip-Flop, the output is enabled and can be active. The Flip-Flop inhibits the output in the event of a turn-OFF signal from K1, K5, K6 or K7.

Fault Flip-Flop

Fault signals fed to the reset input of the fault Flip-Flop cause the output to be immediately disabled (Low), and to be turned on again via the soft start C_{SS} after removing fault-condition.

Soft Start C_{SS}

The smaller of the two voltages at the plus inputs of K1 - compared with the ramp generator voltage - is a measure of the duty factor at the output. At the instant the device is turned-ON, the voltage on capacitor C_{SS} equals zero. Provided no fault exists, the capacitor is charged up to its maximum value.

C_{SS} is discharged in the event of a fault. However, the fault Flip-Flop inhibits the output immediately. Below a charging voltage of approx. 1.5 V, a set signal is applied to the fault Flip-Flop and the output is enabled, provided a reset signal is not applied simultaneously. However, since the minimum ramp generator voltage is about 1.8 V, the duty factor at the output is not actually slowly and continuously increased until the voltage on C_{SS} exceeds a value of 1.8 V.

The Z-diode limits the voltage on capacitor C_{SS} . The voltage at the ramp generator can reach a higher level than the Zener voltage. With a suitable ramp generator rising edge slope, the duty factor can be limited to a wanted maximum value.

Pulse Omission PO

In the event of overcurrent in the SIPMOS transistors it is frequently necessary to omit pulses even with minimum duty factor. Only this measure ensures that the SIPMOS transistors cannot be overloaded. This wanted function can be achieved with Pulse Omission PO and Overcurrent Comparator K7 by means of a suitable external circuit.

Reference Voltage V_{REF}

The reference voltage source makes available a source with a high-stability temperature characteristic which can be used for external connection to the operational amplifier, the fault comparators, the frequency generator, or to other external units. The voltage source is short-circuit-proof to ground.

Synchronization I SYN, Q SYN

The device has an input and an output for synchronization. In the case of a synchronized device (slave), its output Q SIP is in phase opposition to the output Q SIP of the synchronizing device (master). In the case of an unconnected input I SYN, or with connection to V_{REF} , or also when a series capacitor (without switching transitions) is connected, the device receives its clock from the internal frequency generator in accordance with the circuit connected to it. As soon as switching transitions appear at I SYN, switchover to external synchronization and vice versa takes place after a delay. After a switchover process, a few clock cycles must elapse in addition to the delay before the frequency and phase achieve their steady states.

Series Feed SF

The Series Feed circuit section is used to turn-OFF the external series-feed transistor when energy recovery commences. As a result there is minimum power loss in the supply to the device. With the series-feed transistor turned-OFF, its drive current flows via VS to V_S .

SIPMOS Driver Output Q SIP

The output is High active. The time during which the output is active can be continuously varied.

The duration of the rising edge of the frequency generator signal is the minimum time during which the output can be Low.

The duration of the falling edge of the frequency generator signal is the maximum time during which the output can be High.

The output driver is designed as a push-pull stage. The output current is limited internally to the specified values.

Output Q SIP is connected via diodes to the supply V_S QSIP and 0V QSIP.

A protection circuit SS lies between Q SIP and GND to clamp the output to ground at low impedance in the event of undervoltage at V_S .

When the supply to the switch-mode power supply is switched on, the capacitive displacement current from the gate of the SIPMOS transistor is conducted to the smoothing capacitor at V_S QSIP by the diode connected to V_S QSIP. The voltage at V_S QSIP may reach about 2.3 V in the process without the SIPMOS transistor being turned-ON.

The diode connected to ground clamps negative voltages at Q SIP to minus 0.7 V. Capacitive currents which occur with voltage dips at the drain terminal of the SIPMOS transistor can then flow away unimpeded.

The output is active Low with supply voltages at V_S and V_S QSIP from about 4 V on. The function of the diode connected to V_S QSIP and the resistor are then taken over by the pull-down source.

The two ground terminals 0V SQIP and 0V GND can lie at different levels. This permits connections to be made to the SIPMOS transistor in such a way that the drive currents for the gate do not flow to the source via the current-sensing resistor. The maximum permissible level differences between 0V GND and 0V SQIP are given under Functional Range. If greater level differences are anticipated, it is better to join the two terminals.

Absolute Maximum Ratings

$T_A = -40$ to 85 °C

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Supply voltage; $V_S, V_{S\text{QSIP}}$ I OP, I K1, I K3, I K4, I K5, I K6, I SYN	$V_S, V_{S\text{QSIP}}$	- 0.3	17	V	$V_{I\text{SYN}} > 5$ V or $V_{I\text{SYN}} < 0$ V
	V_I	- 0.3	17	V	
	$V_{I\text{SYN}}$	0	5	V	
	$I_{I\text{SYN}}$	- 3	3	mA	
Q SYN	$V_{Q\text{SYN}}$	- 0.3	5	V	
Frequency Generator; C_T, R_T	$V_{CT, RT}$	- 0.3	5	V	$V_{CT} > 5$ V
	$I_{CT, RT}$	0	3	mA	
Ramp Generator; C_R	V_{CR}	- 0.3	V_{CRH}	V	V_{CRH} (see charact.) $V_{CR} > V_{CRH}$
	I_{CR}	0	3	mA	
Reference voltage; V_{REF}	V_{REF}	- 0.3	6	V	$V_{REF} > 6$ V or $V_{REF} < - 0.3$ V
	I_{REF}	- 10	10	mA	
Output Opamp; Q OP Inhibited Conducting	$V_{Q\text{OP}}$	- 0.3	17	V	
	$I_{Q\text{OP}}$	0	5	mA	
Output Overcurrent Turn-OFF; Q K6 Inhibited Conducting	$V_{Q\text{K6}}$	- 0.3	17	V	
	$I_{Q\text{K6}}$	0	5	mA	
Driver output; Q SIP	$V_{Q\text{SIP}}$	- 0.3	V_S	V	1)
Q SIP clamping diodes	$I_{Q\text{SIP}}$	- 10	10	mA	$V_{Q\text{SIP}} > V_S$ or $V_{Q\text{SIP}} < - 0.3$ V
Soft start; C_{SS}	V_{CSS}	- 0.3	V_{SSH}	V	V_{SSH} (see charact.) $V_{SS} > V_{SSH}$
	I_{CSS}	0	100	μA	
Pulse omission; PO	V_{PO}	- 0.3	V_{POH}	V	V_{POH} (see charact.) $V_{PO} > V_{POH}$
	I_{PO}	0	3	mA	
Series feed; SF	V_{SF}	- 0.3	17	V	
Junction temperature	T_j	- 65	150	°C	
Storage temperature	T_s	- 65	150	°C	
Thermal resistance system - ambient	$R_{th\text{S/A}}$		60	K/W	

The values refer to the two connected ground terminals.

1) Important: observe max. power loss or junction temperature.

Operating Range

Function	Symbol	Limit Values		Unit
		min.	max.	
Supply voltage	V_S	0	15	V
	$V_{VS\ QSIP}$	0	15	V
Frequency generator	f	0.05	400	kHz
Ramp generator	f	0.05	400	kHz
Ambient temperature	T_A	- 40	+ 100	°C
Ground Q SIP	$V_{0V\ QSIP}$	GND - 300 mV	GND + 2 V	V
Resistor at R_T	R_{RT}	27	1000	kΩ

Characteristics

$V_{Son} < V_S < 15\text{ V}$, $-25\text{ °C} < T_A < 85\text{ °C}$; V_{Son} means that V_S has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Current in V_S	I_{VS}			7 8	mA ¹⁾ mA ¹⁾	FG at 100 kHz FG at 300 kHz Q SYN unconnected
				8 9	mA ¹⁾ mA ¹⁾	
Current in $V_S\ QSIP$	$I_{VS\ QSIP}$		2.5 5.5		mA ¹⁾ mA ¹⁾	FG at 100 kHz FG at 300 kHz
Current in $V_S + V_S\ QSIP$	I_{Sum}			9 13	mA ¹⁾ mA ¹⁾	FG at 100 kHz FG at 300 kHz Q SYN unconnected
				10 14	mA ¹⁾ mA ¹⁾	

Characteristics (cont'd)

$V_{\text{Son}} < V_{\text{S}} < 15 \text{ V}$, $-25 \text{ }^\circ\text{C} < T_{\text{A}} < 85 \text{ }^\circ\text{C}$; V_{Son} means that V_{S} has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Current Drain²⁾ Hysteresis at V_{S}

Turn-ON threshold for V_{S} rising	V_{SH}	8.0	9.1	10	V	
Turn-OFF threshold for V_{S} falling	V_{SL}	7.9	9.0	9.9	V	

¹⁾ C_{T} ; R_{T} (see oscillator nomogram).

²⁾ The currents as V_{S} and V_{S} QSIP are in each case without loads and without internal discharge to C_{R} , as well as with active output Q SIP.

Reference Voltage

Voltage	V_{REF}	2.460	2.500	2.540	V	$I_{\text{REF}} = 250 \text{ } \mu\text{A}$; $V_{\text{S}} = 12 \text{ V}$
Load current	$-I_{\text{REF}}$	0		3	mA	$\Delta V_{\text{REF}} < 30 \text{ mV}$
Voltage change	ΔV_{REF}			5	mV	$0 \text{ mA} < I_{\text{REF}} < 500 \text{ } \mu\text{A}$
Voltage change	ΔV_{REF}			3	mV	$12 \text{ V} < V_{\text{S}} < 14 \text{ V}$
Temperature response	$\frac{\Delta V_{\text{REF}}}{\Delta T}$		0.1		mV/K	
Operate threshold V_{REF} overcurrent	$-I_{\text{REFO}}$	3	6	10	mA	

Frequency Generator

Nominal frequency spread	$\Delta f_{\text{F}}/f_{\text{O}}$	-4		4	%	$20 \text{ kHz} < f_{\text{O}} < 150 \text{ kHz}$; Q SYN to GND; $V_{\text{S}} = 12 \text{ V}$; $T_{\text{A}} = 25 \text{ }^\circ\text{C}$
Voltage dependence of nominal frequency	$\Delta f_{\text{V}}/f_{\text{O}}$	-1		1	%	$10 \text{ V} < V_{\text{S}} < 14.4 \text{ V}$; $T_{\text{A}} = 25 \text{ }^\circ\text{C}$; relative to f_{O} at 12 V ; $20 \text{ kHz} < f_{\text{O}} < 150 \text{ kHz}$

Characteristics (cont'd)

$V_{Son} < V_S < 15 \text{ V}$, $-25 \text{ °C} < T_A < 85 \text{ °C}$; V_{Son} means that V_S has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Temperature-dependence of nominal frequency	$\Delta f/f_0$	-3		3	%	$-25 \text{ °C} < T_A < +85 \text{ °C}$; $V_S = 12 \text{ V}$; relative to f_0 at 25 °C ; $20 \text{ kHz} < f_0 < 150 \text{ kHz}$
Nominal frequency	f_{20150}	$0.92 f_0$	f_0	$1.08 f_0$	kHz ¹⁾	20 kHz to 150 kHz
Nominal frequency	f_{150250}	$0.88 f_0$	f_0	$1.12 f_0$	kHz ^{1),2)}	150 kHz to 250 kHz
Nominal frequency	f_{250300}	$0.85 f_0$	f_0	$1.15 f_0$	kHz ^{1),2)}	250 kHz to 300 kHz
Maximum duty cycle	V_{20150}	48		52	% ²⁾	20 kHz to 150 kHz
Maximum duty cycle	V_{150200}	46		54	% ²⁾	150 kHz to 250 kHz
Maximum duty cycle	V_{250300}	44		56	% ²⁾	250 kHz to 300 kHz

Ramp Generator

Frequency range	f	0.05		300	kHz	
Maximum voltage at C_R	V_{CRH}	4.8	5.8	6.8	V	
Minimum voltage at C_R	V_{CRL}	1.4	1.8	2.2	V	
Discharge current at C_R	I_{dis}	0.75	1.00	1.25	mA	internally fixed
Capacitance at C_R	C_R	10			pF	
ON-time spread (limited by C_{SS})	$\Delta t_{Ot}/t_{Ot}$	-9		9	%	$C_r = 200 \text{ pF}$; $V_{IK1} > V_{SSH}$; $I_{Rr} = 150 \text{ } \mu\text{A}$; $T_A = 25 \text{ °C}$; relative to $t_{Ot} = 4.0 \text{ } \mu\text{s}$

¹⁾ C_T ; R_T (see oscillator nomogram).

²⁾ See diagram: Tolerance of oscillator frequency, duty cycle.

Characteristics (cont'd)

$V_{Son} < V_S < 15\text{ V}$, $-25\text{ °C} < T_A < 85\text{ °C}$; V_{Son} means that V_S has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
ON-time drift	$\Delta t_{Ot}/t_{Ot}$	-2		2	%	$C_r = 200\text{ pF}$; $V_{IK1} > V_{CAH}$; $I_{Rf} = 150\text{ }\mu\text{A}$; relative to $t_{Ot} = 25\text{ °C}$
ON-time spread	t_{Ot}	3.6	4.0	4.4	μs	$C_r = 200\text{ pF}$; $V_{IK1} > V_{CAH}$; $I_{Rf} = 150\text{ }\mu\text{A}$

Operational Amplifier OP

Open-loop gain	G_o	60	80	100	dB	$I_{Q\text{ OP}} = 100\text{ }\mu\text{A}$
Input offset voltage	V_{io}	-5		+5	mV	$I_{Q\text{ OP}} = 100\text{ }\mu\text{A}$
Input current	$-I_i$			1	μA	
Input common-mode range	V_{cm}	-0.2		4	V	
Output current	$I_{Q\text{ OP}}$	-3			mA	$0.5 < V_{Q\text{ OP}} < 15\text{ V}$
Output voltage	$V_{Q\text{ OP}}$	0.5		15	V	$0\text{ mA} < I_{Q\text{ OP}} < 2\text{ mA}$
Transit frequency	f_t	2	5	8	MHz	
Transit phase	ϕ_t	90	120	150	Deg.	
Temp. coeff. of V_{io}	T_c	-10		+10	$\mu\text{V/K}$	
Rate of rise of voltage at output	$\Delta V/\Delta t$	1	± 3	6	V/ μs	$I_{Q\text{ OP}} = 100\text{ }\mu\text{A}$

Comparator K1

Input current	$-I_{K1}$			1	μA	
Input common-mode range	V_{cm}	0		V_{CAH}	V	
Turn-OFF delay	t_{OFF}		200	400	ns ¹⁾	Nominal load 1 nF at Q SIP

¹⁾ Step function $\Delta V - 100\text{ mV} \rightarrow \Delta V + 100\text{ mV}$ (for delay from comparator input to Q SIP).

Characteristics (cont'd)

$V_{Son} < V_S < 15\text{ V}$, $-25\text{ °C} < T_A < 85\text{ °C}$; V_{Son} means that V_S has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Overvoltage K3

Input current	$-I_i$			0.2	μA	
Switching voltage	V_{SW}	$V_{REF} - 5\text{ mV}$		$V_{REF} + 5\text{ mV}$	V	
Turn-OFF delay	t_{OFF}	1	2	4	μs	

Undervoltage K4

Input current at K4	$-I_i$			0.2	μA	
Switching voltage at K4	V_{SW}	$V_{REF} - 5\text{ mV}$		$V_{REF} + 5\text{ mV}$	V	
Hysteresis current	I_{hy4H} I_{hy4L}	5	10	15 0.1	μA μA	$V_{+IK4} < V_{sw}$ $V_{+IK4} > V_{sw}$
Turn-OFF delay	t_o	1	2	4	$\mu\text{s}^1)$	

Current Sensor K5; Overcurrent Turn-OFF K6

Input current	$-I_{dyn}$			1	μA	
Input offset voltage	V_{io}	- 5		+ 5	mV	
Input common-mode range	V_{cm}	0		4	V	
Turn-OFF delay	t_{OFF}		150 250	300 400	ns ²⁾ ns ³⁾	Load 1 nF at Q SIP
Output K6 inhibited	I_{QK6}			2	μA	$V_{QK6} = 5\text{ V}$
Conducting	V_{QK6}			1.2	V	$I_{QK6} = 1\text{ mA}$

1) Step function $V_{REF} - 100\text{ mV} \rightarrow V_{REF} + 100\text{ mV}$ (for delay from comparator input to Q SIP).

2) Step function $\Delta V - 100\text{ mV} \rightarrow \Delta V + 100\text{ mV}$ (for delay from comparator input to Q SIP).

3) Step function $\Delta V - 10\text{ mV} \rightarrow \Delta V + 10\text{ mV}$ (for delay from comparator input to Q SIP).

Characteristics (cont'd)

$V_{Son} < V_S < 15\text{ V}$, $-25\text{ °C} < T_A < 85\text{ °C}$; V_{Son} means that V_S has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Soft Start C_{SS}

Charging current at C_{SS}	$-I_{ch}$	4	5	8	μA	
Discharge current at C_{SS}	I_{dis}	0.8	1.5	3.0	μA	
Upper clamping voltage	V_{SSH}	4.4	4.8	5.2	V	
Difference $V_{CRH} - V_{SSH}$	V_{DSS}	0.1			V	$V_{CRH} - V_{SSH}$
Switching voltage of K2	V_{K2}	1.1	1.4	1.7	V	

Pulse Omission PO

Charging current at PO int.	$-I_{ch}$	4	6	9	μA	
Charging current at PO ext.	I_{ch}			1	mA	
Voltage at $-K7$	V_{-K7}	$V_S/3 - 5\%$	$V_S/3$	$V_S/3 + 5\%$	V	
Upper clamping voltage at $+K7$	V_{POH}	$V_{-K7} + 0.2$	$V_{-K7} + 0.7$	$V_{-K7} + 1.2$	V	$0\text{ mA} < I_{PO} < 1\text{ mA}$
Minimum voltage applied to PO	V_{POM}	1			V	

Synchronization

Input I SYN	$I_{I SYN}$	-70		200	μA	$0\text{ V} < V_{I SYN} < 4.5\text{ V}$
Switching threshold at I SYN						
Open	$V_{I SYN0}$	1.5	2.7	3.5	V	
Rising edge	$V_{I SYN R}$	2.5	3.4	4.0	V	
Falling edge	$V_{I SYN F}$	1.0	2.0	3.0	V	

Characteristics (cont'd)

$V_{Son} < V_S < 15 \text{ V}$, $-25 \text{ °C} < T_A < 85 \text{ °C}$; V_{Son} means that V_S has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Switchover delay int. free-running - synchronized synchronized - free-running	t_{df-s}	15	35	60	μs	
	t_{ds-f}	9	18	35	μs	
Limiting diodes	$-I_{I SYN}$	0		2	mA	$V_{I SYN} < 1 \text{ V}$
	$I_{I SYN}$	0		2	mA	$V_{I SYN} > 5 \text{ V}$
Output Q SYN High	$V_{Q SYNH}$	4.1			V	$-500 \mu\text{A} < I_{Q SYN} < 0 \mu\text{A}$
Low	$V_{Q SYNL}$			0.6	V	$0 \mu\text{A} < I_{Q SYN} < 500 \mu\text{A}$
Fan-out of Q SYN for control I SYN		2				Q SYN to 0V GND allowed

Series Feed

Series Feed Threshold at V_S	V_{SFTH}	9.0	10.0	10.5	V	$I_{SF} > 5 \mu\text{A}$; $V_{SF} = 13 \text{ V}$
V_{SH} to V_{SFTH} Gap	V_{SFGAP}	500	—	—	mV	
Maximum current	$I_{SF max}$	500	—	—	μA	$V_S = 11.5 \text{ V}$; $V_{SF} = 12.5 \text{ V}$
Voltage at Z1	V_{Z11}	5	—	—	V	$I_{Z1} = 20 \mu\text{A}$; $0 \leq V_S \leq 8 \text{ V}$
Voltage at Z1	V_{Z12}	—	—	8	V	$I_{Z1} = 500 \mu\text{A}$; $0 \leq V_S \leq 8 \text{ V}$

Output Driver Q SIP

Saturation voltage source	$V_{Q SIPH}$		1.8	2.0	V	$I_{Q SIP} = 0 \text{ mA}$
	$V_{Q SIPH}$		2.2	2.5	V	$I_{Q SIP} = -1 \text{ mA}$
	$V_{Q SIPH}$		2.5	3.0	V	$I_{Q SIP} = -200 \text{ mA}$ $V_S = V_{Q SIP} > V_{Son}$
Saturation voltage sink	$V_{Q SIPL}$		0.1	0.5	V	$I_{Q SIP} = 10 \text{ mA}$
	$V_{Q SIPL}$		1.7	2.2	V	$I_{Q SIP} = 200 \text{ mA}$ $V_S = V_{Q SIP} > V_{Son}$


Characteristics (cont'd)

$V_{\text{Son}} < V_{\text{S}} < 15 \text{ V}$, $-25 \text{ °C} < T_{\text{A}} < 85 \text{ °C}$; V_{Son} means that V_{S} has exceeded V_{SH} , but has not gone below V_{SL} .

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Saturation voltage sink	$V_{\text{Q SIPP}}$			1.5	V	$I_{\text{Q SIP}} = +5 \text{ mA}$ IC passive
Output current Falling edge	$I_{\text{Q SIP}}$	0.7	1.0	1.5	A ¹⁾	$C_{\text{Q SIP}} = 10 \text{ nF}$; $V_{\text{S}} = V_{\text{Q SIP}} = 12 \text{ V}$ $C_{\text{Q SIP}} = 10 \text{ nF}$; $V_{\text{S}} = V_{\text{Q SIP}} = 12 \text{ V}$
Rising edge	$-I_{\text{Q SIP}}$	0.7	1.0	1.5	A ¹⁾	
Output voltage Fall time	$t_{\text{Q SIFP}}$			200	ns ²⁾	$C_{\text{Q SIP}} = 10 \text{ nF}$; $V_{\text{S}} = V_{\text{Q SIP}} = 12 \text{ V}$ $C_{\text{Q SIP}} = 10 \text{ nF}$; $V_{\text{S}} = V_{\text{Q SIP}} = 12 \text{ V}$
Rise time	$t_{\text{Q SIPR}}$			200	ns ²⁾	

1) Maximum dynamic current during rising or falling edge.

2) Voltage level 10%/90%.



IES01644

Figure 3
Application Circuit 1: Forward Converter with Output Regulation




Figure 4
Application Circuit 2: Flyback Converter with EMF Regulation




Figure 5
Timing Diagram





Figure 6
Soft Start C_{SS} / Fault/ON - OFF

Nomogram for FG

$f_o = 97.5 \text{ kHz} @ T_j = 25 \text{ }^\circ\text{C}; R_T = 40.2 \text{ k}\Omega; C_T = 560 \text{ pF}$



Instructions for the Approximate Calculation of the Maximum Duty Cycle of the FG when R_{VS} or R_{GND} is Connected to Input C_T .

1. General remarks

Duty cycle $v = \text{ON time}/\text{period}$

Time $t = C_T \Delta V_{CT}/I_{CT}$

$\Delta V_{CT} = \text{approx. } 0.6 \text{ V}$

Current $I_{RGND} = 2.2 \text{ V}/R_{GND}$

Current $I_{RT} = 2.5 \text{ V}/R_T$


Current $I_{RVS} = (12 \text{ V} - 2.2 \text{ V})/R_{VS}$

Mean value $V_{CT \text{ Mean}} = \text{approx. } 2.2 \text{ V}$

To facilitate better general understanding, the equations are not abbreviated in the following.


The wanted quantity can be isolated using the rules of arithmetic.

2. Calculation for connection of R_{VS} ($v > 0.5$)



$$v_{\max} = \frac{\frac{C_T \cdot 0.6 \text{ V}}{I_{RT} - I_{RVS}}}{\frac{C_T \cdot 0.6 \text{ V}}{I_{RT} - I_{RVS}} + \frac{C_T \cdot 0.6 \text{ V}}{I_{RT} + I_{RVS}}}$$

3. Calculation for connection of R_{GND} ($v < 0.5$)




$$v_{\max} = \frac{\frac{C_T \cdot 0.6 \text{ V}}{I_{RT} + I_{RGND}}}{\frac{C_T \cdot 0.6 \text{ V}}{I_{RT} + I_{RGND}} + \frac{C_T \cdot 0.6 \text{ V}}{I_{RT} - I_{RGND}}}$$

Duty Cycle Limiting $f_{FG} = 100 \text{ kHz}$


Example for $v_{max} = 44 \%$:

Step ① to get 44 % a resistor $R_{GND} = 220 \text{ k}\Omega$ is found


Step ② for the same v we get $R_T = 39 \text{ k}\Omega$ to set f_{FG} to 100 kHz



Tolerance of Osc. Frequency Δf_{\max} versus Osc. Frequency f




Tolerance of Duty Cycle Δv_{\max} versus Osc. Frequency f



Package Outlines

P-DSO-24-1 (SMD)
(Plastic Dual Small Outline Package)



- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

GPS05144

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm