

KM48C2000B, KM48C2100B  
KM48V2000B, KM48V2100B

CMOS DRAM

2M x 8Bit CMOS Dynamic RAM with Fast Page Mode

DESCRIPTION

This is a family of 2,097,152 x 8 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K Ref.), access time (-5,-6 or -7), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 2Mx8 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

Part Identification

- KM48C2000B/B-L (5V, 4K Ref.)
- KM48C2100B/B-L (5V, 2K Ref.)
- KM48V2000B/B-L (3.3V, 4K Ref.)
- KM48V2100B/B-L (3.3V, 2K Ref.)

Active Power Dissipation

Unit : mW

| Speed | 3.3V |     | 5V  |     |
|-------|------|-----|-----|-----|
|       | 4K   | 2K  | 4K  | 2K  |
| -5    | 324  | 396 | 495 | 605 |
| -6    | 288  | 360 | 440 | 550 |
| -7    | 252  | 324 | 385 | 495 |

Refresh Cycles


| Part NO. | V <sub>CC</sub> | Refresh cycle | Refresh period |       |
|----------|-----------------|---------------|----------------|-------|
|          |                 |               | Normal         | L-ver |
| C2000B   | 5V              | 4K            | 64ms           | 128ms |
| V2000B   | 3.3V            |               |                |       |
| C2100B   | 5V              | 2K            | 32ms           | 128ms |
| V2100B   | 3.3V            |               |                |       |

Performance Range

| Speed | t <sub>RAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>PC</sub> | Remark  |
|-------|------------------|------------------|-----------------|-----------------|---------|
| -5    | 50ns             | 13ns             | 90ns            | 35ns            | 5V/3.3V |
| -6    | 60ns             | 15ns             | 110ns           | 40ns            | 5V/3.3V |
| -7    | 70ns             | 20ns             | 130ns           | 45ns            | 5V/3.3V |

- Fast Page Mode operation
- Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V  $\pm 10\%$  power supply (5V product)
- Single +3.3V  $\pm 0.3V$  power supply (3.3V product)


FUNCTIONAL BLOCK DIAGRAM



Note) \*1 : 2K Refresh

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)



KM48C/V20(1)00BS

Vcc

DQ0

DQ1

DQ2

DQ3

W

RAS

\*A11(N.C)

A10

A0

A1

A2

A3

Vcc

1

2

3

4

5

6

7

8

9

10

11

12

13

14

j0

Vss

DQ7

DQ6

DQ5

DQ4

CAS

OE

A9

A8

A7

A6

A5

A4

Vss

28

27

26

25

24

23

22

21

20

19

18

17

16

15

\*A11 is N.C for KM48C/V2100B(5V/3.3V, 2K Ref. product)

K : 300mil 28 SOJ  
S : 300mil 28 TSOP II

| Pin Name | Pin Function                    |
|----------|---------------------------------|
| A0 - A11 | Address Inputs (4K Product)     |
| A0 - A10 | Address Inputs (2K Product)     |
| DQ0 - 7  | Data In/Out                     |
| Vss      | Ground                          |
| RAS      | Row Address Strobe              |
| CAS      | Column Address Strobe           |
| W        | Read/Write Input                |
| OE       | Data Output Enable              |
| Vcc      | Power(+5V)                      |
|          | Power(+3.3V)                    |
| N.C      | No Connection (2K Ref. product) |

KM48C2000B, KM48C2100B  
KM48V2000B, KM48V2100B

CMOS DRAM

ABSOLUTE MAXIMUM RATINGS

| Parameter                             | Symbol                            | Rating       |              | Units |
|---------------------------------------|-----------------------------------|--------------|--------------|-------|
|                                       |                                   | 3.3V         | 5V           |       |
| Voltage on any pin relative to Vss    | V <sub>IN</sub> ,V <sub>OUT</sub> | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Voltage on Vcc supply relative to Vss | V <sub>CC</sub>                   | -0.5 to +4.6 | -1.0 to +7.0 | V     |
| Storage Temperature                   | T <sub>stg</sub>                  | -55 to +150  | -55 to +150  | °C    |
| Power Dissipation                     | P <sub>D</sub>                    | 1            | 1            | W     |
| Short Circuit Output Current          | I <sub>OS</sub>                   | 50           | 50           | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T<sub>A</sub>= 0 to 70 °C)

| Parameter          | Symbol          | 3.3V               |     |                                    | 5V                 |     |                                    | Units |
|--------------------|-----------------|--------------------|-----|------------------------------------|--------------------|-----|------------------------------------|-------|
|                    |                 | Min                | Typ | Max                                | Min                | Typ | Max                                |       |
| Supply Voltage     | V <sub>CC</sub> | 3.0                | 3.3 | 3.6                                | 4.5                | 5.0 | 5.5                                | V     |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | 0                  | 0   | 0                                  | V     |
| Input High Voltage | V <sub>IH</sub> | 2.0                | -   | V <sub>CC</sub> +0.3 <sup>*1</sup> | 2.4                | -   | V <sub>CC</sub> +1.0 <sup>*1</sup> | V     |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 <sup>*2</sup> | -   | 0.8                                | -1.0 <sup>*2</sup> | -   | 0.8                                | V     |

\*1 : V<sub>CC</sub>+1.3V/15ns(3.3V), V<sub>CC</sub>+2.0V/20ns(5V), Pulse width is measured at V<sub>CC</sub>

\*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V<sub>SS</sub>

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

| Max  | Parameter                                                                                                                 | Symbol            | Min | Max | Units |
|------|---------------------------------------------------------------------------------------------------------------------------|-------------------|-----|-----|-------|
| 3.3V | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>IN</sub> +0.3V, all other input pins not under test=0 Volt) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                                   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-2mA)                                                                          | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =2mA)                                                                            | V <sub>OL</sub>   | -   | 0.4 | V     |
| 5V   | Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ V <sub>IN</sub> +0.5V, all other input pins not under test=0 Volt) | I <sub>I(L)</sub> | -5  | 5   | μA    |
|      | Output Leakage Current (Data out is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                                   | I <sub>O(L)</sub> | -5  | 5   | μA    |
|      | Output High Voltage Level(I <sub>OH</sub> =-5mA)                                                                          | V <sub>OH</sub>   | 2.4 | -   | V     |
|      | Output Low Voltage Level(I <sub>OL</sub> =4.2mA)                                                                          | V <sub>OL</sub>   | -   | 0.4 | V     |

# KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

## CMOS DRAM

### DC AND OPERATING CHARACTERISTICS (Continued)

| Symbol           | Power       | Speed      | Max        |            |            |            | Units |
|------------------|-------------|------------|------------|------------|------------|------------|-------|
|                  |             |            | KM48V2000B | KM48V2100B | KM48C2000B | KM48C2100B |       |
| I <sub>CC1</sub> | Don't care  | -5         | 90         | 110        | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | 70         | 90         | mA    |
| I <sub>CC2</sub> | Normal<br>L | Don't care | 1          | 1          | 2          | 2          | mA    |
|                  |             |            | 1          | 1          | 1          | 1          | mA    |
| I <sub>CC3</sub> | Don't care  | -5         | 90         | 110        | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | 70         | 90         | mA    |
| I <sub>CC4</sub> | Don't care  | -5         | 80         | 90         | 80         | 90         | mA    |
|                  |             | -6         | 70         | 80         | 70         | 80         | mA    |
|                  |             | -7         | 60         | 70         | 60         | 70         | mA    |
| I <sub>CC5</sub> | Normal<br>L | Don't care | 0.5        | 0.5        | 1          | 1          | mA    |
|                  |             |            | 0.3        | 0.3        | 0.3        | 0.3        | uA    |
| I <sub>CC6</sub> | Don't care  | -5         | 90         | 110        | 90         | 110        | mA    |
|                  |             | -6         | 80         | 100        | 80         | 100        | mA    |
|                  |             | -7         | 70         | 90         | 70         | 90         | mA    |
| I <sub>CC7</sub> | L           | Don't care | 450        | 400        | 450        | 400        | uA    |
| I <sub>CCS</sub> | L           | Don't care | 250        | 250        | 300        | 300        | uA    |

I<sub>CC1</sub>\* : Operating Current ( $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  cycling @ $t_{\text{RC}}=\text{min.}$ )

I<sub>CC2</sub> : Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{\text{IH}}$ )

I<sub>CC3</sub>\* :  $\overline{\text{RAS}}$ -only Refresh Current ( $\overline{\text{CAS}}=V_{\text{IH}}$ ,  $\overline{\text{RAS}}$  cycling @ $t_{\text{RC}}=\text{min.}$ )

I<sub>CC4</sub>\* : Fast Page Mode Current ( $\overline{\text{RAS}}=V_{\text{IL}}$ ,  $\overline{\text{CAS}}$ , Address cycling @ $t_{\text{PC}}=\text{min.}$ )

I<sub>CC5</sub> : Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=V_{\text{CC}}-0.2\text{V}$ )

I<sub>CC6</sub>\* :  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Current ( $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  cycling @ $t_{\text{RC}}=\text{min.}$ )

I<sub>CC7</sub> : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage( $V_{\text{IH}}$ )= $V_{\text{CC}}-0.2\text{V}$ , Input low voltage( $V_{\text{IL}}$ )= $0.2\text{V}$ ,  $\overline{\text{CAS}}=0.2\text{V}$ ,

Din=Don't care,  $t_{\text{RC}}=31.25\mu\text{s}(4\text{K/L-ver})$ ,  $62.5\mu\text{s}(2\text{K/L-ver})$ ,

$t_{\text{RAS}}=t_{\text{RASmin}}\sim 300\text{ns}$

I<sub>CCS</sub> : Self Refresh Current

$\overline{\text{RAS}}=\overline{\text{CAS}}=V_{\text{IL}}$ ,  $\overline{\text{W}}=\overline{\text{OE}}=\text{A0} \sim \text{A11}=V_{\text{CC}}-0.2\text{V}$  or  $0.2\text{V}$ ,

DQ0 ~ DQ7= $V_{\text{CC}}-0.2\text{V}$ ,  $0.2\text{V}$  or Open

**\*Note :** I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified values are obtained with the output open. I<sub>CC</sub> is specified as an average current. In I<sub>CC1</sub>, I<sub>CC3</sub> and I<sub>CC6</sub> address can be changed maximum once while  $\overline{\text{RAS}}=V_{\text{IL}}$ . In I<sub>CC4</sub>, address can be changed maximum once within one fast page mode cycle time,  $t_{\text{PC}}$ .

# KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

## CMOS DRAM

### CAPACITANCE ( $T_A=25^\circ\text{C}$ , $V_{CC}=5\text{V}$ or $3.3\text{V}$ , $f=1\text{MHz}$ )

| Parameter                                                                                                                | Symbol           | Min | Max | Units |
|--------------------------------------------------------------------------------------------------------------------------|------------------|-----|-----|-------|
| Input capacitance [A0 ~ A11]                                                                                             | C <sub>IN1</sub> | -   | 5   | pF    |
| Input capacitance [ $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{W}}$ , $\overline{\text{OE}}$ ] | C <sub>IN2</sub> | -   | 7   | pF    |
| Output capacitance [DQ0 - DQ7]                                                                                           | C <sub>DQ</sub>  | -   | 7   | pF    |

### AC CHARACTERISTICS ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ , See note 1,2)

Test condition (5V device) :  $V_{CC}=5.0\text{V} \pm 10\%$ ,  $V_{IH}/V_{IL}=2.4/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.4/0.4\text{V}$

Test condition (3.3V device) :  $V_{CC}=3.3\text{V} \pm 0.3\text{V}$ ,  $V_{IH}/V_{IL}=2.0/0.8\text{V}$ ,  $V_{OH}/V_{OL}=2.0/0.8\text{V}$

| Parameter                                                         | Symbol           | -5  |     | -6  |     | -7  |     | Units | Notes |
|-------------------------------------------------------------------|------------------|-----|-----|-----|-----|-----|-----|-------|-------|
|                                                                   |                  | Min | Max | Min | Max | Min | Max |       |       |
| Random read or write cycle time                                   | t <sub>RC</sub>  | 90  |     | 110 |     | 130 |     | ns    |       |
| Read-modify-write cycle time                                      | t <sub>RWC</sub> | 133 |     | 155 |     | 185 |     | ns    |       |
| Access time from $\overline{\text{RAS}}$                          | t <sub>RAC</sub> |     | 50  |     | 60  |     | 70  | ns    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                          | t <sub>CAC</sub> |     | 13  |     | 15  |     | 20  | ns    | 3,4   |
| Access time from column address                                   | t <sub>AA</sub>  |     | 25  |     | 30  |     | 35  | ns    | 3,9   |
| $\overline{\text{CAS}}$ to output in Low-Z                        | t <sub>CLZ</sub> | 0   |     | 0   |     | 0   |     | ns    | 3     |
| Output buffer turn-off delay                                      | t <sub>OFF</sub> | 0   | 13  | 0   | 15  | 0   | 20  | ns    | 5     |
| Transition time (rise and fall)                                   | t <sub>T</sub>   | 3   | 50  | 3   | 50  | 3   | 50  | ns    | 2     |
| $\overline{\text{RAS}}$ precharge time                            | t <sub>RP</sub>  | 30  |     | 40  |     | 50  |     | ns    |       |
| $\overline{\text{RAS}}$ pulse width                               | t <sub>RAS</sub> | 50  | 10K | 60  | 10K | 70  | 10K | ns    |       |
| $\overline{\text{RAS}}$ hold time                                 | t <sub>RSH</sub> | 13  |     | 15  |     | 20  |     | ns    |       |
| $\overline{\text{CAS}}$ hold time                                 | t <sub>CSH</sub> | 50  |     | 60  |     | 70  |     | ns    |       |
| $\overline{\text{CAS}}$ pulse width                               | t <sub>CAS</sub> | 13  | 10K | 15  | 10K | 20  | 10K | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time     | t <sub>RCD</sub> | 20  | 37  | 20  | 45  | 20  | 50  | ns    | 4     |
| $\overline{\text{RAS}}$ to column address delay time              | t <sub>RAD</sub> | 15  | 25  | 15  | 30  | 15  | 35  | ns    | 9     |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | t <sub>CRP</sub> | 5   |     | 5   |     | 5   |     | ns    |       |
| Row address set-up time                                           | t <sub>ASR</sub> | 0   |     | 0   |     | 0   |     | ns    |       |
| Row address hold time                                             | t <sub>RAH</sub> | 10  |     | 10  |     | 10  |     | ns    |       |
| Column address set-up time                                        | t <sub>ASC</sub> | 0   |     | 0   |     | 0   |     | ns    |       |
| Column address hold time                                          | t <sub>CAH</sub> | 10  |     | 10  |     | 15  |     | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time               | t <sub>RAL</sub> | 25  |     | 30  |     | 35  |     | ns    |       |
| Read command set-up time                                          | t <sub>RCS</sub> | 0   |     | 0   |     | 0   |     | ns    |       |
| Read command hold time referenced to $\overline{\text{CAS}}$      | t <sub>RCH</sub> | 0   |     | 0   |     | 0   |     | ns    | 7     |
| Read command hold time referenced to $\overline{\text{RAS}}$      | t <sub>RRH</sub> | 0   |     | 0   |     | 0   |     | ns    | 7     |
| Write command hold time                                           | t <sub>WCH</sub> | 10  |     | 10  |     | 15  |     | ns    |       |
| Write command pulse width                                         | t <sub>WP</sub>  | 10  |     | 10  |     | 15  |     | ns    |       |
| Write command to $\overline{\text{RAS}}$ lead time                | t <sub>RWL</sub> | 13  |     | 15  |     | 20  |     | ns    |       |
| Write command to $\overline{\text{CAS}}$ lead time                | t <sub>CWL</sub> | 13  |     | 15  |     | 20  |     | ns    |       |

# KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

## CMOS DRAM

### AC CHARACTERISTICS (Continued)

| Parameter                                                                                               | Symbol                      | -5  |      | -6  |      | -7  |      | Units | Notes |
|---------------------------------------------------------------------------------------------------------|-----------------------------|-----|------|-----|------|-----|------|-------|-------|
|                                                                                                         |                             | Min | Max  | Min | Max  | Min | Max  |       |       |
| Data set-up time                                                                                        | t <sub>DS</sub>             | 0   |      | 0   |      | 0   |      | ns    | 8     |
| Data hold time                                                                                          | t <sub>DH</sub>             | 10  |      | 10  |      | 15  |      | ns    | 8     |
| Refresh period (2K, Normal)                                                                             | t <sub>REF</sub>            |     | 32   |     | 32   |     | 32   | ms    |       |
| Refresh period (4K, Normal)                                                                             | t <sub>REF</sub>            |     | 64   |     | 64   |     | 64   | ms    |       |
| Refresh period (L-ver)                                                                                  | t <sub>REF</sub>            |     | 128  |     | 128  |     | 128  | ms    |       |
| Write command set-up time                                                                               | t <sub>WCS</sub>            | 0   |      | 0   |      | 0   |      | ns    | 6     |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time                                             | t <sub>CWD</sub>            | 36  |      | 40  |      | 50  |      | ns    | 6     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time                                             | t <sub>RWD</sub>            | 73  |      | 85  |      | 100 |      | ns    | 6     |
| Column address to $\overline{\text{W}}$ delay time                                                      | t <sub>AWD</sub>            | 48  |      | 55  |      | 65  |      | ns    | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time                                   | t <sub>CPWD</sub>           | 53  |      | 60  |      | 70  |      | ns    | 6     |
| $\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh) | t <sub>CSR</sub>            | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)   | t <sub>CHR</sub>            | 10  |      | 10  |      | 15  |      | ns    |       |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time                                       | t <sub>RPC</sub>            | 5   |      | 5   |      | 5   |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (CBR counter test)                                               | t <sub>CPT</sub>            | 20  |      | 20  |      | 30  |      | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge                                                      | t <sub>CPA</sub>            |     | 30   |     | 35   |     | 40   | ns    | 3     |
| Fast Page mode cycle time                                                                               | t <sub>PC</sub>             | 35  |      | 40  |      | 45  |      | ns    |       |
| Fast Page read-modify-write cycle time                                                                  | t <sub>PRWC</sub>           | 76  |      | 85  |      | 100 |      | ns    |       |
| $\overline{\text{CAS}}$ precharge time (Fast Page cycle)                                                | t <sub>CP</sub>             | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast Page cycle)                                                   | t <sub>RASP</sub>           | 50  | 200K | 60  | 200K | 70  | 200K | ns    |       |
| $\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge                                | t <sub>RHCP</sub>           | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{OE}}$ access time                                                                      | t <sub>OEa</sub>            |     | 13   |     | 15   |     | 20   | ns    |       |
| $\overline{\text{OE}}$ to data delay                                                                    | t <sub>OE<sub>D</sub></sub> | 13  |      | 15  |      | 20  |      | ns    |       |
| Output buffer turn off delay time from $\overline{\text{OE}}$                                           | t <sub>OEZ</sub>            | 0   | 13   | 0   | 15   | 0   | 20   | ns    | 5     |
| $\overline{\text{OE}}$ command hold time                                                                | t <sub>OE<sub>H</sub></sub> | 13  |      | 15  |      | 20  |      | ns    |       |
| Write command set-up time (Test mode in)                                                                | t <sub>WTS</sub>            | 10  |      | 10  |      | 10  |      | ns    | 10    |
| Write command hold time (Test mode in)                                                                  | t <sub>WTH</sub>            | 10  |      | 10  |      | 10  |      | ns    | 10    |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)                          | t <sub>WRP</sub>            | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)                               | t <sub>WRH</sub>            | 10  |      | 10  |      | 10  |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (C-B-R self refresh)                                                | t <sub>RASS</sub>           | 100 |      | 100 |      | 100 |      | us    | 12    |
| $\overline{\text{RAS}}$ precharge time (C-B-R self refresh)                                             | t <sub>RPS</sub>            | 90  |      | 110 |      | 130 |      | ns    | 12    |
| $\overline{\text{CAS}}$ hold time (C-B-R self refresh)                                                  | t <sub>CHS</sub>            | -50 |      | -50 |      | -50 |      | ns    | 12    |

# KM48C2000B, KM48C2100B KM48V2000B, KM48V2100B

## CMOS DRAM

### TEST MODE CYCLE

( Note 10, 11 )

| Parameter                                                                       | Symbol            | -5  |      | -6  |      | -7  |      | Units | Notes |
|---------------------------------------------------------------------------------|-------------------|-----|------|-----|------|-----|------|-------|-------|
|                                                                                 |                   | Min | Max  | Min | Max  | Min | Max  |       |       |
| Random read or write cycle time                                                 | t <sub>RC</sub>   | 95  |      | 115 |      | 135 |      | ns    |       |
| Read-modify-write cycle time                                                    | t <sub>RWC</sub>  | 138 |      | 160 |      | 190 |      | ns    |       |
| Access time from $\overline{\text{RAS}}$                                        | t <sub>RAC</sub>  |     | 55   |     | 65   |     | 75   | ms    | 3,4,9 |
| Access time from $\overline{\text{CAS}}$                                        | t <sub>CAC</sub>  |     | 18   |     | 20   |     | 25   | ms    | 3,4   |
| Access time from column address                                                 | t <sub>AA</sub>   |     | 30   |     | 35   |     | 40   | ms    | 3,9   |
| $\overline{\text{RAS}}$ pulse width                                             | t <sub>RAS</sub>  | 55  | 10K  | 65  | 10K  | 75  | 10K  | ns    |       |
| $\overline{\text{CAS}}$ pulse width                                             | t <sub>CAS</sub>  | 18  | 10K  | 20  | 10K  | 25  | 10K  | ns    |       |
| $\overline{\text{RAS}}$ hold time                                               | t <sub>RSH</sub>  | 18  |      | 20  |      | 25  |      | ns    |       |
| $\overline{\text{CAS}}$ hold time                                               | t <sub>CSH</sub>  | 55  |      | 65  |      | 75  |      | ns    |       |
| Column address to $\overline{\text{RAS}}$ lead time                             | t <sub>RAL</sub>  | 30  |      | 35  |      | 40  |      | ns    |       |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time                     | t <sub>CWD</sub>  | 41  |      | 45  |      | 55  |      | ns    | 6     |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time                     | t <sub>RWD</sub>  | 78  |      | 90  |      | 105 |      | ns    | 6     |
| Column address to $\overline{\text{W}}$ delay time                              | t <sub>AWD</sub>  | 53  |      | 60  |      | 70  |      | ns    | 6     |
| $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time (refresh) | t <sub>CPWD</sub> | 58  |      | 65  |      | 75  |      | ns    | 6     |
| Fast Page mode cycle time                                                       | t <sub>PC</sub>   | 40  |      | 45  |      | 50  |      | ns    |       |
| Fast Page read-modify-write cycle time                                          | t <sub>PRWC</sub> | 81  |      | 90  |      | 105 |      | ns    |       |
| $\overline{\text{RAS}}$ pulse width (Fast Page cycle)                           | t <sub>RASP</sub> | 55  | 200K | 65  | 200K | 75  | 200K | ns    |       |
| Access time from $\overline{\text{CAS}}$ precharge                              | t <sub>CPA</sub>  |     | 35   |     | 40   |     | 45   | ns    | 3     |
| $\overline{\text{OE}}$ access time                                              | t <sub>OEa</sub>  |     | 18   |     | 20   |     | 25   | ns    |       |
| $\overline{\text{OE}}$ to data delay                                            | t <sub>OEa</sub>  | 18  |      | 20  |      | 25  |      | ns    |       |
| $\overline{\text{OE}}$ command hold time                                        | t <sub>OEh</sub>  | 18  |      | 20  |      | 25  |      | ns    |       |

**NOTES**

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or  $\overline{\text{CBR}}$  cycles before proper device operation is achieved.
2.  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  are reference levels for measuring timing of input signals.  
Transition times are measured between  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1TTL(3.3V) loads and 100pF.
4. Operation within the  $t_{\text{RCD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only.  
If  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
5. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
6.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CPWD}}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$ , then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
7. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
8. These parameters are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles and to the  $\overline{\text{W}}$  falling edge in  $\overline{\text{OE}}$  controlled write cycle and read-modify-write cycles.
9. Operation within the  $t_{\text{RAD}}(\text{max})$  limit insures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only.  
If  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit, then access time is controlled by  $t_{\text{AA}}$ .
10. These specifications are applied in the test mode.
11. In test mode read cycle, the values of  $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  and  $t_{\text{CAC}}$  are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
12. For all of the refresh modes except for distributed  $\overline{\text{CAS}}$  -before-  $\overline{\text{RAS}}$  refresh, 4096(4K Ref.)/2048(2K Ref.) cycles of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.