ASSP For Power Supply Applications

With Power Mode Switching Function 2-ch DC/DC Converter IC With Synchronous Rectifier

MB3821

DESCRIPTION

The MB3821 is a pulse width modulation (PWM) type 2-channel DC/DC converter IC with synchronous rectification designed for low voltage, high efficiency operation in high precision and high frequency applications, ideal for down conversion.

A normal/low-power mode selection is provided, ideal for an internal power supply (3.3V, 5V) in applications with substantial load current variation, such as notebook computers.

This product is covered by US Patent Number 6,147,477.

■ FEATURES


Synchronous rectification

• High efficiency : 93 % (normal power mode, VIN = 6 V, load 1 A)

: 84 % (low power mode, VIN = 6 V, load 20 mA)


- Built-in power mode selector circuit
- Reference voltage accuracy: 2.5V ± 2 %
- Built-in error amp input control type soft-start circuit
- Totem pole type output for N-ch MOSFET applications
- · Built-in timer-latch type short protection circuit

■ PACKAGE






■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Symbol	I/O	Descriptions	
1	СТ	_	Triangular wave oscillator frequency setting capacitance connection pin.	
2	RT	_	Triangular wave oscillator frequency setting resistance connection pin.	
3	GND	_	Ground pin.	
4	CS1	_	Capacitor connection pin for Channel 1 soft-start (also channel control).	
5	-IN1	I	Channel 1 error amplifier inverted input pin.	
6	FB1	0	Channel 1 error amplifier output pin	
7	SEL	I	Mode select pin. Set the SEL pin to "H" level to switch the IC to low power mode.	
8	OUT1-1	I	Totem pole type output pin (external main side FET gate drive).	
9	VS1	_	Channel 1 external main side FET source connection pin.	
10	CB1	_	Channel 1 boot capacitance connection pin.	
11	OUT2-1	0	Channel 1 totem pole output pin (external main side FET gate drive).	
12	GND(0)	_	Ground pin for output circuit.	
13	VB	_	Power supply pin for output circuit.	
14	OUT2-2	0	Channel 2 totem pole output pin (external synchronous rectifier side FET gate drive).	
15	CB2	_	Channel 2 boot capacitance connection pin.	
16	VS2	_	Channel 2 external main side FET source connection pin.	
17	OUT1-2	0	Channel 2 totem pole output pin (external main side FET gate drive).	
18	CTL	I	Power supply control pin. Set CTL pin to "L" to switch the IC to standby mode.	
19	FB2	0	Channel 2 error amplifier output pin.	
20	-IN2	I	Channel 2 error amplifier inverted input pin.	
21	CS2	_	Channel 2 soft-start capacitance connection pin(also channel control).	
22	CSCP	_	Timer-latch short circuit protection capacitance connection pin.	
23	Vcc		Reference power supply, control circuit power supply pin.	
24	V_{REF}	0	Reference voltage output pin.	

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RAGINGS

Parameter	Symbol	Conditions	Rat	Unit	
raiametei	Symbol	Conditions	Min	Max	Oille
Power supply voltage	Vcc	_	_	32	V
Bias voltage	V _B	_	_	17	V
Output current	lo	_	_	50	mA
Output peak current	lo	Duty ≤ 5 %	_	500	mA
Power dissipation	PD	Ta ≤ +25°C	_	740*	mW
Storage temperature	T _{stg}	_	-55	+125	°C

^{*:} The packages are mounted on the epoxy board (10 cm \times 10 cm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Unit		
raidilletei	Syllibol	Conditions	Min	Тур	Max	Ollic
Power supply voltage	Vcc	_	4.5	16	30	V
Bias voltage	VB	_		6	16	V
Reference voltage output current	lor	_	-1	_	0	mA
Input voltage	Vin	-IN pin	0	_	Vcc - 1.8	V
input voltage	VIN	SEL, CTL pin	0		30	V
Output current	lo	OUT pin	-30	_	30	mA
Output peak current	lo	Duty ≤ 5 %	-300	_	300	mA
Timing capacitance	Ст	_	150	500	15000	pF
Timing resistance	R⊤	_	6.8	10	12	kΩ
Oscillator fraguency	food	SEL = 0 V (Normal mode)	10	200	500	kHz
Oscillator frequency	fosc	SEL = 5 V (Low power mode)	1	20	50	kHz
Soft-start capacitance	Cs	_	_	0.1	1.0	μF
Short detection capacitance	CSCP	_	_	0.01	1.0	μF
Boot capacitance	Св	_	_	0.1	1.0	μF
Operating ambient temperature	Ta	_	-30	+25	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(Vcc = 16 V, SEL = 0 V, Ta = +25°C)

Parameter		Symbol Pin		Condition	Value			Unit	
		Symbol	No.	Conditions		Min	Тур	Max	Ullit
	Output voltage	V _{REF}	24	Vref =0 mA		2.45	2.50	2.55	V
e ce	Output voltage temperature variation	ΔV _{REF} / V _{REF}	24	Ta = −30°C to +85°C		_	0.5*	_	%
Reference voltage block	Input stability	Line	24	Vcc = 4.5 V to 30 V		_	_	15	mV
Ref vc b	Load stability	Load	24	$V_{REF} = 0 \text{ mA to } -1.0 \text{ r}$	mA	_	_	15	mV
	Short-circuit output current	los	24	Vref = 1 V		-60	-25	_	mA
ge ction V.L.O	Threshold voltage	Vтн	4,21	Vcc =		3.2	3.5	3.8	V
ler volta ut prote olock(U.)	Hysteresis width	Vн	4,21	_		_	0.18	_	V
Under voltage lockout protection circuit block(U.V.L.O	Reset voltage	Vrst	4,21	_		2.4	2.8	_	V
Soft-start block	Charge current	Ics	4,21	_		-1.4	-1.0	-0.6	μА
Soft- blc	Input standby voltage	Vsтв	4,21	_		_	50	100	mV
~	Threshold voltage	Vтн	4,21	_		0.63	0.68	0.73	V
cuit olock	Input source current	Icscp	22	_		-1.4	-1.0	-0.6	μΑ
Short circuit detection block	Short detection time	tscp	22	C _{SCP} = 0.01 μF		4.5	6.8	12.2	ms
Sho	Input standby voltage	Vstb	22	_		_	50	100	mV
Р	Input latch voltage	Vı	22	_		_	50	100	mV
		fosc	8,11, 14,17	C _T = 500pF,	SEL = 0 V	180	200	220	kHz
	Oscillator frequency				SEL = 5 V	16	20	24	kHz
	Mada salast valtana	V _{LOW}	7	Low power mode		2.0	_	_	V
ar ator	Mode select voltage	Vні	7	Normal mode		_	_	1.0	V
iangula oscill block	Input current	ISEL	7	SEL = 5 V		_	50	80	μΑ
Triangular wave oscillator block		A £/5 .1	8,11,	C _T = 500pF,	SEL = 0 V	_	1	10	%
wa.		14,17		SEL = 5 V	_	1	10	%	
	Frequency stability for	Frequency stability for Af/felt 8,11,		$C_T = 500pF$, $SEL = 0$		_	1*	_	%
	temperature		14,17	$R_T = 10 \text{ k}\Omega$, Ta = -30°C to +85°C SEL = 5		_	1*	_	%

^{*:} Standard design value.


(Continued)

 $(Vcc = 16 \text{ V}, \text{SEL} = 0 \text{ V}, \text{Ta} = +25^{\circ}\text{C})$


Parameter		Symbol Pin Conditions		Value			Unit								
		Symbol	No.	Conditions		Min	Тур	Max	Ullit						
	Threshold voltage	Vтн	6,19	FB = 1.6 V		1.235	1.260	1.285	V						
	V_T temperature stability $\frac{\Delta V_T}{/V_T}$ 6,19 $Ta = -30^{\circ}C$ to +85°C		_	0.5*	_	%									
SC X	Input bias current	lв	5,20	-IN = 0 V		-200	-50	_	nA						
r blc	Voltage gain	Av	6,19	DC	DC		100	_	dB						
Olifie	Frequency bandwidth	BW	6,19	Av = 0 dB		_	800*	_	kHz						
Error amplifier block	Output voltage	Vон	6,19	_		V _{REF} – 0.3	_	_	V						
Err		Vol	6,19	_	_	_	0.8	1.0	V						
	Output source current	Isource	6,19	FB = 1.6 V		_	-90	-45	μΑ						
	Output sink current	Isink	6,19	FB = 1.6 V		1.5	6.0		mA						
PWM Comp. block	Threshold voltage	$ \begin{array}{c c} V_{\text{TL}} & 8,11 \\ \hline V_{\text{TH}} & 14,17 \\ \hline \end{array} \begin{array}{c c} \text{Duty cycle} = 0 \% \\ \text{Duty cycle} = \text{Dtr} \\ \end{array} $		0 %	1.2	1.3	_	V							
₫ S ঈ	Through to tage			Duty cycle =	- Dtr	_	1.9	2.0	V						
Dead time control block	Maximum duty cycle	Dtr	8,11, 14,17		SEL = 0 V	85	90	95	%						
Deac	waxiindiii daty eyele			14,17	14,17	14,17	14,17	14,17	14,17	14,1/	14,17	$R_T = 10 \text{ k}\Omega$	SEL = 5 V	89	94
	Output voltage	Vон	8,17	VS = 16 V	Io = -30 mA	CB – 1.4	CB – 1.1	_	V						
block /e)	(Main side)	Vol	8,17	CB = 22 V	Io = 30 mA	_	VS + 1.1	VS + 1.4	V						
Output block (Drive)	Output voltage (Synchronous rectifier side)	Vон	11,14	Io = -30 mA		VB – 1.4	VB – 1.1	_	٧						
	(Synchronous rectiller side)	Vol	11,14	Io = 30 mA		_	0.1	0.5	V						
	Diode voltage VDIODE 13 Io = 10 mA			_	1.0	1.1	V								
_	CTL input voltage	Vін	18	IC active mode		2.0	_	_	V						
Control block	OTE Input voltage	VIL	18	IC standby mode		_	_	1.0	V						
ပို့	Input current	Ictl	18	CTL = 5 V		_	50	80	μΑ						
	Standby current	Iccs	23	CTL = 0 V		_	_	10	μΑ						
General	Power supply current		23	SEL = 0 V (Normal mo	de)	_	5.2	7.8	mA						
ğ	ower supply current	Icc	23	SEL = 5 V (Low power	mode)	_	1.0	1.5	mA						


^{*:} Standard design value.


■ TYPICAL CHARACTERISTICS



(Continued)







■ FUNCTIONAL DESCRIPTION

1. DC/DC Converter Function

(1) Reference voltage circuit (Ref)

The reference voltage circuit generates a temperature-compensated reference voltage ($\cong 2.50 \text{ V}$) using the voltage supplied from the power supply terminal (pin 23). This voltage is used as the reference voltage for the internal circuits of the IC. The reference voltage can also be supplied to an external device from the V_{REF} terminal (pin 24) up to a maximum current of 1mA.

(2) Triangular-wave oscillator circuit (OSC)

By connecting a frequency setting capacitor and a resistor to the C_T (pin 1) and the R_T (pin 2) terminals, it is possible to generate any desired triangular oscillation waveform.

The triangular wave is input to the PWM comparator within the IC.

(3) Error amplifier

This amplifier detects the output voltage of the DC/DC converter and outputs a PWM control signal accordingly. The system can be provided with stable phase compensation by connecting a feedback resistor and capacitor between the FB pin and the -IN pin of the error amplifier to create the desired level of loop gain.

Also, by connecting soft-start capacitance to the CS terminal, which is the non inverted input pin for the error amplifier, it is possible to prevent current surges when the power supply is started. By using the error amplifier for soft-start detection, it is possible to operate with a fixed soft-start interval independent of the output load on the DC/DC converter.

(4) PWM comparators (PWM Comp.1, PWM Comp.2)

PWM Comp.1 and PWM Comp.2 are voltage-pulse width modulators that control the output duty according to input voltage.

PWM Comp.1 controls the pulse width on the main side output circuit, and PWM Comp.2 controls the pulse width on the synchronous rectifier side output circuit. The triangular wave generated by the triangular wave oscillator is compared to the error amplifier output voltage, and in the intervals when the error amplifier voltage is higher than the triangular wave, the main side output transistor is switched on and the synchronous rectifier side output transistor is switched off.

Also, PWM Comp.1 is set to a maximum duty cycle of approximately 90 % (normal mode).

(5) Output circuit (Drive)

The output circuits is comprised of a totem-pole configuration on both the main side and synchronous rectifier side, and can drive an external N-ch MOSFET.

(6) Mode select circuit (SEL)

The SEL terminal (pin 7) can set either channel to normal mode or low power mode.

In low power mode the triangular oscillator frequency is set to approximately 1/10 of normal mode, reducing the internal power consumption of the chip and enabling high efficiency power supply at light load levels.

(7) Power supply control circuit (CTL)

The CTL terminal (pin 18) is used for power supply on/off control (standby power consumption is 10 μA or less).

2. Protection Functions

(1) Under Voltage Lockout Circuit (UVLO)

Power-on surge states or sudden drops in supply voltage can cause a control IC to operate abnormally, leading to destruction or damage to system elements. The under voltage lockout circuit detects the internal reference voltage level from the supply voltage, and shuts off the output transistors so that the inactive interval becomes 100%, holding the CSCP terminal (pin 22) voltage at "L" level.

Operation is restored as soon as the supply voltage exceeds the under voltage lockout circuit threshold voltage.

(2) Timer-Latch Short Circuit Protection Circuit (SCP)

This circuit detects the output voltage level from the error amplifier. When the error amplifier output voltage exceeds approximately 2.1V, a timer circuit is activated and charges the external capacitor at the CSCP terminal (pin 22). If the error amplifier output does not return to normal range before the capacitor voltage reaches approximately 0.7V, a latch circuit is activated and sets both the main and synchronous rectifier side output pins to "L" level. After the short protection circuit has been activated, it is reset by simply restarting the power supply. (See "METHOD OF SETTING TIME CONSTANT FOR TIMER LATCH SHORT-CIRCUIT PROTECTION CIRCUIT".)

■ METHOD OF SETTING SOFT-START TIME


To provide a soft-start by preventing current surges at power-on, soft-start capacitors (Cs1, Cs2) are connected to both channels, the CS1 pin (pin 4) for CH1 and the CS2 pin (pin 21) for CH2.

When the IC is started (when the CTL pin (pin 18) goes to "H" level, and $Vcc \ge UVLO$ threshold voltage), transistors Q2 and Q3 switch off and the CS1 and CS2 pins begin charging the external soft-start capacitors (Cs1, Cs2) at 1 μ A. The error amplifier contributes to a soft-start with the proportionate output voltage to the CS1 and CS2 pin voltage regardless of the load current on the DC/DC converter.

The soft-start time can be calculated by the following formula.


Soft-start time (time to 100% output)

$$ts(s) = 1.26 \times Cs (\mu F)$$



■ TREATMENT WITHOUT USING CS TERMINAL

When you do not use the soft-start circuit, open the CS1 terminal (pin 4) and CS2 terminal (pin 21).



■ METHOD OF SETTING TIME CONSTANT FOR TIMER-LATCH SHORT-CIRCUIT PROTECTION CIRCUIT


The short detection comparator (SCP comparator) constantly compares the error amplifier output level to the reference voltage.

While the switching regulator load conditions are stable on all channels, the short detection comparator output remains at "H" level, transistor Q1 is on, and the CSCP terminal (pin 22) is held at input standby voltage ($V_{STB} = 50 \text{mV}$). If the load conditions change rapidly due to a short-circuiting of load, causing the output voltage to drop, the output from the short detection comparator goes to "L" level. This causes transistor Q1 to turn off and the external short protection capacitor C_{SCP} connected to the CSCP pin to charge at 1.0 μ A.

Short Detection Time


$$t_{SCP}(s) = 0.7 \times C_{SCP}(\mu F)$$

When the capacitor C_{SCP} is charged to the threshold voltage $V_{TH} \neq 0.7$ V, the SR latch is set, and the external FET is turned off (inactive interval is set to 100%). At this point, the SR latch input is closed and the CSCP terminal is held at input latch voltage ($V_{I} \neq 50$ mV).



■ TREATMENT WITHOUT USING CSCP TERMINAL

When you do not use the timer latch short-circuit protection circuit, connect the CSCP terminal (pin 22) to GND with the shortest distance.



■ Channel Control Method

On/off controls for either channel are enabled by setting the CS pins. Setting Conditions

CS pin	setting	Channel output state		
CS1	CS2	CH1	CH2	
GND	GND	OFF	OFF	
GND	Open	OFF	ON	
Open	GND	ON	OFF	
Open	Open	ON	ON	

■ METHOD OF SETTING OSCILLATOR FREQUENCY

Oscillator Frequency can be set by timing capacitor (C_T) connected to CT pin (pin 1) and timing resistor (R_T) connected to RT pin (pin 2).

Oscillator frequency


Normal mode

$$fosc (kHz) \ \ \ = \ \ \frac{1000000}{C_T(pF) \times R_T(k\Omega)}$$


• Low power mode


$$fosc (kHz) \ \ \ \ \div \quad \ \frac{100000}{C_T(pF) \times R_T(k\Omega)}$$


■ APPLICATION EXAMPLE



■ REFERENCE DATA








■ NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 M Ω resistors in series.
- Do not apply a negative voltage.
 - Applying a negative voltage of -0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB3821PFV	24-pin Plastic SSOP (FPT-24P-M03)	

■ PACKAGE DIMENSION



FUJITSU MEDIA DEVICES LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU MEDIA DEVICES sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MEDIA DEVICES electronic device; FUJITSU MEDIA DEVICES does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MEDIA DEVICES assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MEDIA DEVICES or any third party or does FUJITSU MEDIA DEVICES warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MEDIA DEVICES assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MEDIA DEVICES will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any electronic devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F0308