FAIRCHILD

SEMICONDUCTOR TM

74VCX16601 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16601 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH-to-LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA and CLKENBA.

The VCX16601 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The VCX16601 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (A to B, B to A)
- 2.9 ns max for 3.0V to 3.6V V_{CC} 3.5 ns max for 2.3V to 2.7V V_{CC} 7.0 ns max for 1.65V 1.95V V_{CC}
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL})
 - ±24 mA @ 3.0V V_{CC} ±18 mA @ 2.3V V_{CC}
 - ±6 mA @ 1.65V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance: Human body model > 2000V
 - Machine model >200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

| Order Number | Package Number | Package Description |
|---------------------------|----------------|--|
| 74VCX16601GX (Note 2) | | 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL] |
| 74VCX16601MTD (Note 3) | MTD56 | 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide |

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2001 Fairchild Semiconductor Corporation DS500126

74VCX16601

Connection Diagrams

| Pin A | ssignment f | or T | SSOP |
|-------------------|-------------|------|--------------------|
| | | | |
| OEAB — | 1 | 56 | CLKENAB |
| LEAB — | 2 | 55 | - CLKAB |
| A1 — | 3 | 54 | — В ₁ |
| GND — | 4 | 53 | - GND |
| A ₂ — | 5 | 52 | — в ₂ |
| A3 — | 6 | 51 | — B ₃ |
| v _{cc} — | 7 | 50 | -v _{cc} |
| A ₄ — | 8 | 49 | — B ₄ |
| A5 — | 9 | 48 | — в ₅ |
| A ₆ — | 10 | 47 | — в ₆ |
| GND — | 11 | 46 | - GND |
| A ₇ — | 12 | 45 | — в ₇ |
| A ₈ — | 13 | 44 | — в ₈ |
| A ₉ — | 14 | 43 | — в ₉ |
| A ₁₀ — | 15 | 42 | - B ₁₀ |
| A ₁₁ — | 16 | 41 | — B ₁₁ |
| A ₁₂ — | 17 | 40 | — В ₁₂ |
| GND — | 18 | 39 | - GND |
| A ₁₃ — | 19 | 38 | — В ₁₃ |
| A ₁₄ — | 20 | 37 | — ^в 1 4 |
| A ₁₅ — | 21 | 36 | — B ₁₅ |
| v _{cc} — | 22 | 35 | -v _{cc} |
| A ₁₆ — | 23 | 34 | — B ₁₆ |
| A ₁₇ — | 24 | 33 | — В ₁₇ |
| GND — | 25 | 32 | — GND |
| A ₁₈ — | 26 | 31 | — В ₁₈ |
| OEBA - | 27 | 30 | - CLKBA |
| LEBA — | 28 | 29 | - CLKENBA |
| | | | |

Pin Assignment for FBGA

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|---|---|---|---|---|---|
| A | 0 | 0 | 0 | 0 | 0 | 0 |
| В | | õ | | | | |
| υ | Ó | Ó | Ò | Ò | Ò | Ó |
| D | 0 | 0 | 0 | 0 | 0 | 0 |
| ш | 0 | 0 | 0 | 0 | 0 | 0 |
| н | 0 | 0 | 0 | 0 | 0 | 0 |
| G | | 0 | | | | |
| н | | 0 | | | | |
| ſ | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | |

(Top Thru View)

Pin Descriptions

| Pin Names | Description |
|---------------------------------|-----------------------------------|
| OEAB, OEBA | Output Enable Inputs (Active LOW) |
| LEAB, LEBA | Latch Enable Inputs |
| CLKAB, CLKBA | Clock Inputs |
| CLKENAB, CLKENBA | Clock Enable Inputs |
| A ₁ -A ₁₈ | Side A Inputs or 3-STATE Outputs |
| B ₁ -B ₁₈ | Side B Inputs or 3-STATE Outputs |

FBGA Pin Assignments

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Α | A ₂ | A ₁ | OEAB | CLKENAB | B ₁ | B ₂ |
| В | A ₄ | A ₃ | LEAB | CLKAB | B ₃ | Β ₄ |
| С | A ₆ | A ₅ | V _{CC} | V _{CC} | B_5 | B ₆ |
| D | A ₈ | A ₇ | GND | GND | В ₇ | B ₈ |
| Е | A ₁₀ | A ₉ | GND | GND | B ₉ | B ₁₀ |
| F | A ₁₂ | A ₁₁ | GND | GND | В ₁₁ | B ₁₂ |
| G | A ₁₄ | A ₁₃ | V _{CC} | V _{CC} | B ₁₃ | B ₁₄ |
| Н | A ₁₆ | A ₁₅ | OEBA | CLKBA | B ₁₅ | B ₁₆ |
| J | A ₁₇ | A ₁₈ | LEBA | CLKENBA | B ₁₈ | B ₁₇ |

Truth Table

(Note 4)

| | Inp | uts | | | Outputs |
|---------|------|------|-------|----------------|-------------------------|
| CLKENAB | OEAB | LEAB | CLKAB | A _n | B _n |
| Х | Н | Х | Х | Х | Z |
| Х | L | н | х | L | L |
| Х | L | н | х | н | Н |
| Н | L | L | х | Х | B ₀ (Note 5) |
| н | L | L | х | Х | B ₀ (Note 5) |
| L | L | L | Ŷ | L | L |
| L | L | L | Ŷ | н | н |
| L | L | L | L | Х | B ₀ (Note 5) |
| L | L | L | н | х | B ₀ (Note 6) |

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

Note 4: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.

Note 5: Output level before the indicated steady-state input conditions were established.

Note 6: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



Absolute Maximum Ratings(Note 7)

| Absolute Maximum Rat | t ings (Note 7) | Recommended Operatin | g |
|--|-----------------------------------|--|----------------------------------|
| Supply Voltage (V _{CC}) | -0.5V to +4.6V | Conditions (Note 9) | |
| DC Input Voltage (VI) | -0.5V to +4.6V | Power Supply | |
| Output Voltage (V _O) | | Operating | 1.65V to 3.6V |
| Outputs 3-Stated | -0.5V to +4.6V | Data Retention Only | 1.2V to 3.6V |
| Outputs Active (Note 8) | –0.5 to V_{CC} + 0.5V | Input Voltage | -0.3V to 3.6V |
| DC Input Diode Current (I_{IK}) $V_I < 0V$ | –50 mA | Output Voltage (V _O) | |
| DC Output Diode Current (I _{OK}) | | Output in Active States | 0V to V _{CC} |
| $V_{O} < 0V$ | –50 mA | Output in 3-STATE | 0.0V to 3.6V |
| V _O > V _{CC} | +50 mA | Output Current in I _{OH} /I _{OL} | |
| DC Output Source/Sink Current | | $V_{CC} = 3.0V$ to $3.6V$ | ±24 mA |
| (I _{OH} /I _{OL}) | ±50 mA | $V_{CC} = 2.3V$ to 2.7V | ±18 mA |
| DC V _{CC} or Ground Current per | | V _{CC} = 1.65V to 2.3V | ±6 mA |
| Supply Pin (I _{CC} or Ground) | ±100 mA | Free Air Operating Temperature (T _A) | $-40^{\circ}C$ to $+85^{\circ}C$ |
| Storage Temperature Range (T _{STG}) | $-65^{\circ}C$ to $+150^{\circ}C$ | Minimum Input Edge Rate (Δt/ΔV) | |
| | | $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ | 10 ns/V |
| | | Note 7: The "Absolute Maximum Ratings" are those | e values beyond which |

the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Rat-ings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 8: I_{O} Absolute Maximum Rating must be observed.

Note 9: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics (2.7V $< V_{CC} \leq 3.6V)$

| Symbol | Parameter | Conditions | V _{CC} (V) | Min | Мах | Units |
|-----------------|---------------------------|--|------------------------|-----------------------|------|-------|
| / _{IH} | HIGH Level Input Voltage | | 2.7 – 3.6 | 2.0 | | V |
| V _{IL} | LOW Level Input Voltage | | 2.7 – 3.6 | | 0.8 | V |
| / _{он} | HIGH Level Output Voltage | I _{OH} = -100 μA | 2.7 – 3.6 | V _{CC} - 0.2 | | |
| | | I _{OH} = -12 mA | 2.7 | 2.2 | | v |
| | | I _{OH} = -18 mA | 3.0 | 2.4 | | v |
| | | I _{OH} = -24 mA | 3.0 | 2.2 | | |
| / _{OL} | LOW Level Output Voltage | I _{OL} = 100 μA | 2.7 - 3.6 | | 0.2 | |
| | | I _{OL} = 12 mA | 2.7 | | 0.4 | v |
| | | I _{OL} = 18 mA | 3.0 | | 0.4 | v |
| | | I _{OL} = 24 mA | 3.0 | | 0.55 | |
| 1 | Input Leakage Current | $0V \le V_I \le 3.6V$ | 2.7 - 3.6 | | ±5.0 | μA |
| oz | 3-STATE Output Leakage | $0V \le V_O \le 3.6V$ | 07.00 | | ±10 | |
| | | $V_{I} = V_{IH} \text{ or } V_{IL}$ | 2.7 – 3.6 | | ±10 | μA |
| OFF | Power Off Leakage Current | $0V \le (V_I, V_O) \le 3.6V$ | 0 | | 10 | μA |
| CC | Quiescent Supply Current | V _I = V _{CC} or GND | 2.7 – 3.6 | | 20 | |
| | | $V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 10) | 2.7 – 3.6 | | ±20 | μA |
| | | $V_{IH} = V_{CC} - 0.6V$ | 2.7 - 3.6 | | 750 | μA |

| Symbol | Parameter | Conditions | V _{CC} (V) | Min | Max | Units |
|------------------|---------------------------|--|------------------------|-----------------------|------|-------|
| V _{IH} | HIGH Level Input Voltage | | 2.3 – 2.7 | 1.6 | | V |
| V _{IL} | LOW Level Input Voltage | | 2.3 – 2.7 | | 0.7 | V |
| V _{OH} | HIGH Level Output Voltage | I _{OH} = -100 μA | 2.3 – 2.7 | V _{CC} - 0.2 | | |
| | | I _{OH} =6 mA | 2.3 | 2.0 | | v |
| | | $I_{OH} = -12 \text{ mA}$ | 2.3 | 1.8 | | v |
| | | I _{OH} = -18 mA | 2.3 | 1.7 | | |
| V _{OL} | LOW Level Output Voltage | I _{OL} = 100 μA | 2.3 – 2.7 | | 0.2 | |
| | | I _{OL} = 12 mA | 2.3 | | 0.4 | V |
| | | I _{OL} = 18 mA | 2.3 | | 0.6 | |
| I _I | Input Leakage Current | $0 \le V_I \le 3.6V$ | 2.3 – 2.7 | | ±5.0 | μA |
| l _{oz} | 3-STATE Output Leakage | $0 \le V_O \le 3.6V$ | 2.3 – 2.7 | | ±10 | |
| | | $V_I = V_{IH} \text{ or } V_{IL}$ | 2.3 - 2.1 | | ±ΙΟ | μA |
| I _{OFF} | Power Off Leakage Current | $0 \le (V_I, V_O) \le 3.6V$ | 0 | | 10 | μA |
| lcc | Quiescent Supply Current | V _I = V _{CC} or GND | 2.3 – 2.7 | | 20 | |
| | | $V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 11) | 2.3 - 2.7 | | ±20 | μA |

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

| Symbol | Parameter | Conditions | V _{CC} (V) | Min | Max | Units |
|------------------|---------------------------|--|------------------------|-----------------------|----------------------|-------|
| V _{IH} | HIGH Level Input Voltage | | 1.65 - 2.3 | $0.65 \times V_{CC}$ | | V |
| V _{IL} | LOW Level Input Voltage | | 1.65 - 2.3 | | $0.35 \times V_{CC}$ | V |
| V _{OH} | HIGH Level Output Voltage | I _{OH} = -100 μA | 1.65 - 2.3 | V _{CC} - 0.2 | | V |
| | | $I_{OH} = -6 \text{ mA}$ | 1.65 | 1.25 | | v |
| V _{OL} | LOW Level Output Voltage | I _{OL} = 100 μA | 1.65 - 2.3 | | 0.2 | V |
| | | $I_{OL} = 6 \text{ mA}$ | 1.65 | | 0.3 | v |
| l _l | Input Leakage Current | $0 \le V_I \le 3.6V$ | 1.65 - 2.3 | | ±5.0 | μΑ |
| l _{oz} | 3-STATE Output Leakage | $0 \le V_O \le 3.6V$ | 1.65 - 2.3 | | 140 | |
| | | $V_I = V_{IH} \text{ or } V_{IL}$ | 1.00 - 2.3 | ±10 | | μA |
| I _{OFF} | Power Off Leakage Current | $0 \leq (V_I, V_O) \leq 3.6V$ | 0 | | 10 | μΑ |
| I _{CC} | Quiescent Supply Current | V _I = V _{CC} or GND | 1.65 - 2.3 | | 20 | |
| | | $V_{CC} \le (V_{I}, V_{O}) \le 3.6V$ (Note 12) | 1.65 - 2.3 | | ±20 | μA |

Note 12: Outputs disabled or 3-STATE only.

74VCX16601

AC Electrical Characteristics (Note 13)

| | | | $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $C_L = 30$ pF, $R_L = 500\Omega$ | | | | | |
|-------------------|-------------------------|----------------------|--|---------------------------------------|-----|-----------------------|------|-------|
| Symbol | Parameter | $V_{CC}=3.3V\pm0.3V$ | | $V_{CC}=\textbf{2.5}\pm\textbf{0.2V}$ | | $V_{CC}=1.8V\pm0.15V$ | | Units |
| | | Min | Max | Min | Max | Min | Max | |
| f _{MAX} | Maximum Clock Frequency | 250 | | 200 | | 100 | | MHz |
| t _{PHL} | Propagation Delay | 0.8 | 2.9 | 1.0 | 3.5 | 1.5 | 7.0 | ns |
| t _{PLH} | Bus to Bus | | | | | | | |
| t _{PHL} | Propagation Delay | 0.8 | 3.5 | 1.0 | 4.4 | 1.5 | 8.8 | ns |
| t _{PLH} | Clock to Bus | | | | | | | |
| t _{PHL} | Propagation Delay | 0.8 | 3.5 | 1.0 | 4.4 | 1.5 | 8.8 | ns |
| t _{PLH} | LE to Bus | | | | | | | |
| t _{PZL} | Output Enable Time | 0.8 | 3.8 | 1.0 | 4.9 | 1.5 | 9.8 | ns |
| t _{PZH} | | | | | | | | |
| t _{PLZ} | Output Disable Time | 0.8 | 3.7 | 1.0 | 4.2 | 1.5 | 7.6 | ns |
| t _{PHZ} | | | | | | | | |
| t _S | Setup Time | 1.5 | | 1.5 | | 2.5 | | ns |
| t _H | Hold Time | 1.0 | | 1.0 | | 1.0 | | ns |
| t _W | Pulse Width | 1.5 | | 1.5 | | 4.0 | | ns |
| t _{OSHL} | Output to Output | | 0.5 | | 0.5 | | 0.75 | ns |
| t _{OSLH} | Skew (Note 14) | | | | | | | |

Note 13: For $C_L = 50 pF$, add approximately 300ps to the AC maximum specification.


Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

| Symbol | Parameter Conditions | | V _{CC} | $T_A = +25^{\circ}C$ | Units |
|--|---|---|-----------------|----------------------|-------|
| | Farameter | Conditions | (V) | Typical | Units |
| V _{OLP} | Quiet Output Dynamic Peak V _{OL} | $C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 0.25 | |
| | | | 2.5 | 0.6 | V |
| | | | 3.3 | 0.8 | |
| V _{OLV} | Quiet Output Dynamic Valley V _{OL} | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | -0.25 | |
| | | | 2.5 | -0.6 | V |
| | | | 3.3 | -0.8 | |
| V _{OHV} Quiet Output Dynamic Valley V _{OH} | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 1.5 | | |
| | | | 2.5 | 1.9 | V |
| | | | 3.3 | 22 | |

Capacitance

| Symbol | Parameter | Conditions | T _A = +25°C | Units |
|------------------|-------------------------------|---|------------------------|-------|
| C _{IN} | Input Capacitance | $V_{I} = 0V \text{ or } V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V$ | 6 | pF |
| C _{I/O} | Output Capacitance | $V_1 = 0V \text{ or } V_{CC},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$ | 7 | pF |
| C _{PD} | Power Dissipation Capacitance | $V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$ | 20 | pF |



74VCX16601

