FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

GENERAL DESCRIPTION



The ICS843004 is a 4 output LVPECL synthesizer optimized to generate Fibre Channel reference clock frequencies and is a member of the HiPerClocks[™] family of high performance clock solutions from ICS. Using a 26.5625MHz 18pF

parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F_SEL[1:0]): 212.5MHz, 187.5MHz, 159.375MHz, 156.25, 106.25MHz, and 53.125MHz. The ICS843004 uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Fibre Channel jitter requirements. The ICS843004 is packaged in a small 24-pin TSSOP package.

FEATURES

- Four 3.3V LVPECL outputs
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 212.5MHz, 187.5MHz, 159.375MHz, 156.25, 106.25MHz, 53.125MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.72ps (typical)
- RMS phase noise at 212.5MHz (typical)

Phase noise:


<u>Offset</u>	Noise Power
100Hz	95.0 dBc/Hz
1KHz	114.3 dBc/Hz
10KHz	123.8 dBc/Hz
100KHz	124.6 dBc/Hz

- Full 3.3V supply mode
- -30°C to 85°C ambient operating temperature
- · Lead-Free package fully RoHS compliant

FREQUENCY SELECT FUNCTION TABLE

	Inputs						
Input Frequency (MHz)	F_SEL1	F_SEL0	M Divider Value	N Divider Value	M/N Divider Value	Output Frequency (MHz)	
26.5625	0	0	24	3	8	212.5	
26.5625	0	1	24	4	6	159.375	
26.5625	1	0	24	6	4	106.25	
26.5625	1	1	24	12	2	53.125	
26.04166	0	1	24	4	6	156.25	
23.4375	0	0	24	3	8	187.5	

PIN ASSIGNMENT




ICS843004

24-LeadTSSOP

4.40mm x 7.8mm x 0.92mm package body **G Package**

Package Top View

BLOCK DIAGRAM



ICS843004 FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 2	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
3, 22	V _{cco}	Power		Output supply pins.
4, 5	Q0, nQ0	Ouput		Differential output pair. LVPECL interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	nPLL_SEL	Input	Pulldown	Selects between the PLL and TEST_CLK as input to the dividers. When LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels.
8, 18	nc	Unused		No connect.
9	V _{CCA}	Power		Analog supply pin.
10, 12	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pins. LVCMOS/LVTTL interface levels.
11	V _{cc}	Power		Core supply pin.
13, 14	XTAL_OUT, XTAL_IN	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
15, 19	V_{EE}	Power		Negative supply pins.
16	TEST_CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
17	nXTAL_SEL	Input	Pulldown	Selects between crystal or TEST_CLK inputs as the the PLL Reference source. Selects XTAL inputs when LOW. Selects TEST_CLK when HIGH. LVCMOS/LVTTL interface levels.
20, 21	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
23, 24	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_{l} -0.5V to V_{CC} + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 70°C/W (0 Ifpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				135	mA
I _{CCA}	Analog Supply Current	Included in I _{EE}			15	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -30°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Vol	tage		2		V _{cc} + 0.3	V
V _{IL}	Input	nPLL_SEL, nXTAL_SEL, F_SEL0, F_SEL1, MR		-0.3		0.8	V
IL I	Low Voltage	TEST_CLK		-0.3		1.3	V
I _{IH}	Input High Current	TEST_CLK, MR, F_SEL0, F_SEL1, nPLL_SEL, nXTAL_SEL,	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I _{IL}	Input Low Current	TEST_CLK, MR, F_SEL0, F_SEL1, nPLL_SEL, nXTAL_SEL,	V _{CC} = 3.465V, V _{IN} = 0V	-150			μΑ

Table 3C. LVPECL DC Characteristics, $V_{\rm CC} = V_{\rm CCA} = V_{\rm CCO} = 3.3 V \pm 5\%$, TA = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	٧
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to $\mathrm{V}_{\mathrm{CCO}}$ - 2V.

FEMTOCLOCKSTM LVCMOS/CRYSTAL-TO-3.3V LVPECL Frequency Synthesizer

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		23.33	26.5625	28.33	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, TA = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67		226.66	MHz
£	Output Frequency	F_SEL[1:0] = 01	140		170	MHz
T _{OUT}	Output Frequency	F_SEL[1:0] = 10	93.33		113.33	MHz
		F_SEL[1:0] = 11	46.67		56.66	MHz
tsk(o)	Output Skew; NOTE 1, 2				30	ps
	RMS Phase Jitter (Random); NOTE 3	212.5MHz, (637kHz - 10MHz)		0.70		ps
		159.375MHz, (637kHz - 10MHz)		0.75		ps
<i>t</i> jit(Ø)		156.25MHz, (1.875MHz - 20MHz)		0.58		ps
	Notes	106.25MHz, (637kHz - 10MHz)		0.81		ps
		53.125MHz, (637kHz - 10MHz)		0.98		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		600	ps
	Output Duty Cycle	F_SEL[1:0] ≠ 00	49		51	%
odc	Output Duty Cycle	F_SEL[1:0] = 00	45		55	%


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at $\rm V_{\rm cco}/2.$ NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plot.



Typical Phase Noise at 53.125MHz




Typical Phase Noise at 106.25MHz






Typical Phase Noise at 156.25MHz




Typical Phase Noise at 159.375MHz







Typical Phase Noise at 212.5MHz






PARAMETER MEASUREMENT INFORMATION







3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT



OUTPUT SKEW



RMS PHASE JITTER



OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843004 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}, V_{\rm CCA},$ and $V_{\rm CCO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$.




FIGURE 1. POWER SUPPLY FILTERING

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION





FIGURE 2B. LVPECL OUTPUT TERMINATION

FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

CRYSTAL INPUT INTERFACE

The ICS843004 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 3*

below were determined using a 26.5625MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.



LAYOUT GUIDELINE

Figure 4 shows a schematic example of the ICS843004. An example of LVEPCL termination is shown in this schematic. Additional LVPECL termination approaches are shown in the LVPECL Termination Application Note. In this example, an 18pF parallel

resonant 26.5625MHz crystal is used. The C1=27pF and C2=33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.




FIGURE 4. ICS843004 SCHEMATIC EXAMPLE

FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843004. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843004 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 135mA = 467.8mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30mW = 120mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 467.8mW + 120mW = 587.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{IA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Δ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.588\text{W} * 65^{\circ}\text{C/W} = 123.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 24-pin TSSOP, Forced Convection


θ_{JA} by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 70°C/W 65°C/W 62°C/W

FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

RELIABILITY INFORMATION

Table 7. $\boldsymbol{\theta}_{JA} \text{vs. Air Flow Table for 24 Lead TSSOP}$

 $\theta_{\text{\tiny JA}}$ by Velocity (Meters per Second)

TRANSISTOR COUNT

The transistor count for ICS843004 is: 2578



PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters			
STINIBOL	Minimum	Maximum			
N	2	4			
Α		1.20			
A1	0.05	0.15			
A2	0.80	1.05			
b	0.19	0.30			
С	0.09	0.20			
D	7.70	7.90			
E	6.40 I	BASIC			
E1	4.30	4.50			
е	0.65 I	BASIC			
L	0.45	0.75			
α	0°	8°			
aaa		0.10			
Peferance Decument: IEDEC Bublication 05 MO 152					

Reference Document: JEDEC Publication 95, MO-153



FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

TABLE 9. ORDERING INFORMATION

843004AG

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843004AG	ICS843004AG	24 Lead TSSOP	tube	-30°C to 85°C
ICS843004AGT	ICS843004AG	24 Lead TSSOP	2500 tape & reel	-30°C to 85°C
ICS843004AGLF	ICS843004AGL	24 Lead "Lead-Free" TSSOP	tube	-30°C to 85°C
ICS843004AGLFT	ICS843004AGL	24 Lead TSSOP	2500 tape & reel	-30°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockSTM and FEMTOCLOCKSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS843004 FEMTOCLOCKSTMLVCMOS/CRYSTAL-TO3.3V LVPECL FREQUENCY SYNTHESIZER

	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
Α		1	Added 187.5MHz to the Frequency Selection Function Table.	8/26/04			
Α		10	Added Schematic Layout.	11/18/04			
Α	Т9	1 15	Features Section - added Lead-Free bullet. Ordering Information Table - added Lead-Free part number	3/21/05			
В	T5	4	AC Characteristics Table - deleted Propagation Delay row.	5/5/05			