DRAM

1 MEG x 4 DRAM

5V, EDO PAGE MODE, OPTIONAL SELF REFRESH

FEATURES

- Single +5V ±10% power supply
- JEDEC-standard pinout and packages
- High-performance CMOS silicon-gate process
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN; optional Extended and SELF REFRESH modes
- Extended Data-Out (EDO) PAGE MODE access cycle
- 1,024-cycle Extended Refresh distributed across 16ms or 128ms
- EDO PAGE MODE cycle times, 25-35ns

OPTIONS

MARKING

Timing	
60ns access	-6
70ns access	-7

Refresh Rate
 Standard 16ms period
 SELF REFRESH and 128ms period
 S

Packages
 Plastic SOJ (300 mil)

DJ

Part Number Example: MT4C4007JDJ-7

KEY TIMING PARAMETERS

SPEED	¹RC	trac	^t PC	^t AA	1CAC	tCAS
-6	110ns	60ns	25ns	30ns	18ns	10ns
-7	130ns	70ns	33ns	35ns	22ns	15ns

GENERAL DESCRIPTION

The MT4C4007J(S) is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration with optional SELF REFRESH. During READ or WRITE cycles, each of the 4 memory bits (1 bit per DQ) is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS latches the first 10 bits and CAS latches the latter 10 bits.

A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last, however, only EARLY WRITE cycles are supported. LATE WRITE cycles should not be attempted

PIN ASSIGNMENT (Top View)

20/26-Pin SOJ (DA-1)

DQ1 C DQ2 C WE C RAS C	3 4	26 25 24 23 22	Vss DQ4 <u>DQ3</u> CAS OE
A0 0 A1 0 A2 0 A3 0 Vcc 0	10 11 12	17 16 15	A8 A7 A6 A5 A4

as the results are not predictable. When WE goes LOW prior to CAS going LOW (EARLY WRITE cycle), the output pins remain open (High-Z) until the next CAS cycle.

The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE and OE.

PAGE ACCESS

PAGE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary.

The PAGE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates PAGE operation.

EDO PAGE MODE

The MT4C4007J provides EDO PAGE MODE, which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS goes back HIGH. EDO provides for CAS precharge time (¹CP) to occur without the output data going invalid. This elimination of CAS output control provides for pipeline READs.

PAGE MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of \overline{CAS} . EDO

EDO PAGE MODE (continued)

operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after \overline{CAS} goes HIGH, as long as \overline{RAS} and \overline{OE} are held LOW and \overline{WE} is held HIGH. \overline{OE} can be brought LOW or HIGH while \overline{CAS} and \overline{RAS} are LOW, and the DQs will transition between valid data and High-Z. Using \overline{OE} , there are two methods to disable the outputs and keep them disabled during the \overline{CAS} HIGH time. The first method is to have \overline{OE} HIGH when \overline{CAS} transitions HIGH and keep \overline{OE} HIGH for $^{\text{to}}$ CEHC. This will tristate the DQs and they will remain tristate, regardless of \overline{OE} , until \overline{CAS} falls again. The second method is to have \overline{OE} LOW when \overline{CAS} transitions HIGH. Then \overline{OE} can pulse

HIGH for a minimum of ^tOEP anytime during the \overline{CAS} HIGH period and the DQs will tristate and remain tristate, regardless of \overline{OE} , until \overline{CAS} falls again (please reference Figure 1 for further detail on the toggling \overline{OE} condition). During cycles other than PAGE-MODE READ, the outputs are disabled at ^tOFF time after \overline{RAS} and \overline{CAS} are HIGH, or ^tWHZ after \overline{WE} transitions LOW. The ^tOFF time is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last. \overline{WE} can also perform the function of turning off the output drivers under certain conditions, as shown in Figure 2.




Figure 1
OUTPUT ENABLE AND DISABLE

EDO DRAM

REFRESH

Preserve correct memory cell data by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed within ^tREF max, regardless of sequence. The CBR and SELF REFRESH cycles will invoke the internal refresh counter for automatic \overline{RAS} addressing.

An optional SELF REFRESH mode is also available on the MT4C4007J S. The "S" version allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms. The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle, and holding RASLOW for the specified tRASS. Additionally, the "S" version allows for an extended refresh period of 128ms, or 125µs per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or BATTERY BACKUP mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of ^tRPS. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting SELF REFRESH. However, if the DRAM controller utilizes \overline{RAS} ONLY or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

STANDBY

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS HIGH time.





Figure 2
OUTPUT ENABLE AND DISABLE USING WE

FUNCTIONAL BLOCK DIAGRAM EDO PAGE MODE



TRUTH TABLE

						ADDRE	SSES	DATA-IN/OUT
FUNCTION	FUNCTION		CAS	WE	ŌĒ	^t R	†C	DQ1-DQ4
Standby		Н	H→X	Х	X	Х	Х	High-Z
READ		L	L	Н	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	Х	ROW	COL	Data-In
EDO-PAGE-MODE	1st Cycle	L	H→L	Н	L	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	Η	L	n/a	COL	Data-Out
EDO-PAGE-MODE	1st Cycle	L	H→L	L	×	ROW	COL	Data-In
EARLY-WRITE	2nd Cycle	L	H→L	L	Х	n/a	COL	Data-In
RAS-ONLY REFRESH		L	Н	Х	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data-In
CBR REFRESH		H→L	L	Н	Х	Х	Х	High-Z
SELF REFRESH		H→L	L	Н	Х	Х	Х	High-Z



MT4C4007J(S) 1 MEG x 4 DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss	1.0V to +7V
Operating Temperature, TA (ambient)	0°C to +70°C
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($Vcc = +5V \pm 10\%$)

PARAMETER/CONDITION			MIN	MAX	UNITS	NOTES
Supply Voltage		Vcc	4.5	5.5	٧	
Input High (Logic 1) Voltage, all inputs		ViH	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs		VIL	-1.0	0.8	V	
	INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le 6.5V$ (All other pins not under test = $0V$)		-2	2	μA	
OUTPUT LEAKAGE CURRE	ENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
TTL OUTPUT LEVELS	High Voltage (Iout = -5mA)	Vон	2.4		V	
	Low Voltage (Iout = 4.2mA)	Vol		0.4	٧	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

Notes: 1, 6, 7) (Vcc = +5V ±10%)		M	MAX		
PARAMETER/CONDITION	SYMBOL	-6	-7	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	loc1	2	2	mA	
STANDBY CURRENT: (CMOS)	lcc2	1	1	μΑ	
(RAS = CAS = Other Inputs = Vcc -0.2V)	lcc2 (S only)	200	200	μΑ	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, address cycling: ^t RC = ^t RC [MIN])	lcc3	110	100	mA	3, 4, 30
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS = VIL, CAS, address cycling: PC = PC [MIN])	Icc4	80	70	mA	3, 4, 30
REFRESH CURRENT: RAS ONLY Average power supply current (RAS cycling, CAS = Vin: \textstyle RC = \textstyle RC [MIN])	lcc5	110	100	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, address cycling: ^t RC = ^t RC [MIN])	lcc6	110	100	mA	3, 5
REFRESH CURRENT: Extended (S version only) Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; RAS = \textstyle tRAS (MIN); WE= Vcc -0.2V; A0-A9 and DIN = Vcc -0.2V or 0.2V (DIN may be left open); \textstyle tRC = 125\textstyle s (1,024 rows at 125\textstyle s = 128\textstyle s)	lcc7 (S only)	300	300	μА	3, 5, 28
REFRESH CURRENT: SELF (S version only) Average power supply current during SELF REFRESH: CBR cycle with ¹RAS ≥ ¹RASS (MIN) and CAS held LOW; WE = Vcc -0.2; A0-A9 and DIN = Vcc -0.2V or 0.2V (DIN may be left open)	lccs (S only)	300	300	μА	5, 29

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Ci1	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	Ci2	7	pF	2
Input/Output Capacitance: DQ	Cio	7	pF	2



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = +5V \pm 10\%$)

AC CHARACTERISTICS			-6		7		
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	tAA		30		35	ns	· · · · · ·
Column-address setup to CAS precharge during WRITE	†ACH	15		15		ns	
Column-address hold time (referenced to RAS)	tAR.	45		50		ns	
Column-address setup time	tASC	0		0		ns	
Row-address setup time	†ASR	0		0		ns	1
Access time from CAS	†CAC		18		22	ns	15
Column-address hold time	^t CAH	10		15		ns	
CAS pulse width	^t CAS	10	10,000	15	10,000	ns	
RAS LOW to "don't care" during SELF REFRESH cycle	[†] CHD	10		10		ns	28
CAS hold time (CBR REFRESH)	^t CHR	10		10		ns	5
CAS to output in Low-Z	¹CLZ'	3		3		ns	
Data output hold after CAS LOW	t _{COH}	5		5		ns	
CAS precharge time	[†] CP	10		10		ns	16
Access time from CAS precharge	[†] CPA		35		40	ns	
CAS to RAS precharge time	¹ CRP	10	·	10		ns	
CAS hold time	¹ CSH	50		55		ns	1
CAS setup time (CBR REFRESH)	†CSR	10		10		ns	5
Write command to CAS lead time	tCWL_	15		20		ns	
Data-ın hold time	HQ [†]	10		13		ns	22
Data-ın hold time (referenced to RAS)	^t DHR	45		55		ns	
Data-in setup time	†DS	0		0		ns	22
Output disable	¹OD		15		20	ns	26
Output Enable time	†OE		15		20	ns	23
OE HIGH hold time from CAS HIGH	^t OEHC	10		10		ns	
OE HIGH pulse width	[†] OEP	10		10		ns	
OE LOW to CAS HIGH setup time	^t OES	5		5		ns	
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20
OE setup prior to RAS during HIDDEN REFRESH cycle	ORD	0		0		ns	T
EDO-PAGE-MODE READ or WRITE cycle time	^t PC	25		33		ns	
Access time from RAS	†RAC		60		70	ns	14
RAS to column-address delay time	^t RAD	15	30	15	35	ns	18
Row-address hold time	^t RAH	10		10		ns	
Column-address to RAS lead time	¹RAL.	30		35		ns	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = +5V \pm 10\%$)


AC CHARACTERISTICS		-6			-7		
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
RAS pulse width	†RAS	60	10,000	70	10,000	ns	
RAS pulse width (EDO PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
RAS pulse width during SELF REFRESH cycle	^t RASS	100		100		μs	28
Random READ or WRITE cycle time	†RC	110		130		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	ns	17
Read command hold time (referenced to CAS)	^t RCH	0		0		ns	19
Read command setup time	tRCS	0		0		ns	
Refresh period (1,024 cycles)	†REF		16		16	ms	
Refresh period (1,024 cycles) S version	^t REF		128		128	ms	
RAS precharge time	tRP	40		50		ns	
RAS to CAS precharge time	^t RPC	0		0		ns	
RAS precharge time during SELF REFRESH cycle	tRPS	110		130		ns	28
Read command hold time (referenced to RAS)	trrh	0		0		ns	19
RAS hold time	^t RSH	15	T	20		ns	
Write command to RAS lead time	†RWL	15		20		ns	
Transition time (rise or fall)	Ψ	2	50	2	50	пѕ	9, 10
Write command hold time	tWCH	10		15		nş	1
Write command hold time (referenced to RAS)	†WCR	45		55		ns	
WE command setup time	twcs	0		0		ns	21, 26
Output disable delay from WE (CAS HIGH)	^t WHZ	3	15	3	20	ns	
Write command pulse width	tWP	10		15		ns	
WE pulse width for output disable when CAS HIGH	†WPZ	10		10		ns	1
WE hold time (CBR REFRESH)	tWRH	10		10		пѕ	25
WE setup time (CBR REFRESH)	tWRP	10		10		ns	25

NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc = +5V; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 8. AC characteristics assume ^tT = 2.5ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 12. If CAS = VIL, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for ^tCP.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as

- a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- If the cycle is a READ-MODIFY-WRITE, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
- Even if OE is HIGH, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE=LOW and OE=HIGH.
- 25. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.
- 26. The DQs open during READ cycles once ^tOD or ^tOFF occur.
- Extended refresh current is reduced as ^tRAS is reduced from its maximum specification during the extended refresh cycle.
- If the DRAM controller uses a burst refresh, a burst refresh of all rows must be executed upon exiting SELF REFRESH.
- 29. Column-address changed once each cycle.

READ CYCLE



EARLY WRITE CYCLE




NOTE:


- Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.
- 2. ^tOFF is referenced from rising edge of RAS or CAS, which ever occurs last.



EDO-PAGE-MODE READ CYCLE



EDO-PAGE-MODE EARLY-WRITE CYCLE




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.


MT4C4007J(S) D23.pm5 - Rev. 2/95

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



HIDDEN REFRESH CYCLE 24 (WE = HIGH; OE = LOW)




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

MT4C4007J(S) D23 pm5 - Rev 2/95




CBR REFRESH CYCLE

(Addresses and $\overline{OE} = DON'T CARE$)



RAS-ONLY REFRESH CYCLE




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for \(^1\)WRP and \(^1\)WRH. This design implementation will facilitate compatibility with future EDO DRAMs.




SELF REFRESH CYCLE

(Addresses and $\overline{OE} = DON'T CARE$)



READ CYCLE

(with WE-controlled disable)



NOTE:

- 1. Once trans (MIN) is met and RAS remains LOW, the DRAM will enter SELF REFRESH mode.
- 2. Once ^tRPS is satisfied, a complete burst of all rows should be executed.
- Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.