MP87L76



CMOS, 10 MSPS, 8-Bit High Speed, Low Power Analog-to-Digital Converter with Power Down

March 1998-3

FEATURES

- 8-Bit Resolution
- Sampling Rate to 15 MHz
- Low Power: 35 mW typ. (excluding reference)
- Power Down Mode: 100μA (typ)
- DNL = $\pm 1/4$ LSB, INL = $\pm 1/2$ LSB (typ)
- Internal S/H Function
 Single Supply: 3 V
 V_{IN} Range: 0 V to V_{DD}
 V_{RFF} Range: 1 V to V_{DD}
- ESD Protection: 2000 V Minimum
- · 3 State Digital Outputs

Latch-Up Tolerant

- Monotonic. No Missing Codes
- 20 Pin PDIP, SOIC and SSOP Packages
- 24 Pin Package Available: MP87L86
- Improved Version of MP87L75

APPLICATIONS

- · Wireless Communications
- · Digital Cellular Telephones
- Telecommunications
- CCD's and Scanners
- Video Boards
- Digital Color Copiers
- · Battery Powered Devices

GENERAL DESCRIPTION

The MP87L76 is an 8-bit Analog-to-Digital Converter designed for high speed digitizing applications requiring low power. The MP87L76 offers exceptional performance, flexible input architecture, low power consumption, power down capability, latch-up tolerant operation and is manufactured using an advanced CMOS process.


This device uses a two-step flash architecture to maintain low power consumption at high conversion rates. The input circuitry of the MP87L76 includes an on-chip S/H function and allows the user to digitize analog input signals between GND and V_{DD} . Careful design and chip layout have achieved a low analog input capacitance. This reduces "kickback" and eases the requirements of the buffer/amplifier used to drive the MP87L76.

The designer can choose the internally generated reference voltages by connecting V_{RB} to V_{RBS} and V_{RT} to V_{RTS} , or provide external reference voltages to the V_{RB} and V_{RT} pins. The internal reference generates 0.36 V at V_{RB} and 1.56 V at V_{RT} . Providing external reference voltages allows easy interface to any input signal range between GND and V_{DD} . This also allows the system to adjust these voltages to cancel zero scale and full scale errors, or to change the input range as needed.

The device operates from a single +3 volt supply. Power consumption is 35 mW (typ) at Fs = 10 MHz. Power down is accomplished by dropping V_{RT} below 0.55 V.

Specified for operation over the commercial / industrial (-40 to +85°C) temperature range, the MP87L76 is available in surface mount (SOIC), shrink small outline (SSOP) and plastic dual-in-line (PDIP) packages.

SIMPLIFIED BLOCK AND TIMING DIAGRAM



Rev. 2.00






ORDERING INFORMATION


Package Type	Temperature Range	Part No.
SOIC	-40 to +85°C	MP87L76AS
PDIP	-40 to +85°C	MP87L76AN
SSOP	-40 to +85°C	MP87L76AQ

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



20 Pin PDIP (0.300")



20 Pin SOIC (Jedec, 0.300") 20 Pin SSOP

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION		
1	DGND	Digital Ground		
2	DB0	Data Output Bit 0 (LSB)		
3	DB1	Data Output Bit 1		
4	DB2	Data Output Bit 2		
5	DB3	Data Output Bit 3		
6	DB4	Data Output Bit 4		
7	DB5	Data Output Bit 5		
8	DB6	Data Output Bit 6		
9	DB7	Data Output Bit 7 (MSB)		
10	DV_DD	Digital Power Supply		

PIN NO.	NAME	DESCRIPTION
11	CLK	Sample Clock
12	DV _{DD}	Digital Power Supply
13	V _{RTS}	Generates 1.56 V if tied to V _{RT}
14	V_{RT}	Top Reference
15	AV_DD	Analog Power Supply
16	V _{IN}	Analog Input
17	AGND	Analog Ground
18	V _{RBS}	Generates 0.36 V if tied to V _{RB}
19	V_{RB}	Bottom Reference
20	OE or DGND	Output Enable or DGND





ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: AV_{DD} = DV_{DD} = 3.3 V, FS = 10 MHz (50% Duty Cycle),

 $V_{RT} = 2.5 \text{ V}, V_{RB} = 0.5 \text{ V}, T_A = 25^{\circ}\text{C}$

			25°C			
Parameter	Symbol	Min	Тур	Мах	Units	Test Conditions/Comments
KEY FEATURES						
Resolution Maximum Sampling Rate	FS	8 10	15		Bits MHz	
ACCURACY ¹						
Differential Non-Linearity Integral Non-Linearity	DNL INL		±1/4 ±1/2	±1/2 1	LSB LSB	Best Fit Line (Max INL - Min INL)/2
Zero Scale Error Full Scale Error	EZS EFS		±3 ±3		LSB LSB	
REFERENCE VOLTAGES						
Positive Ref. Voltage Negative Ref. Voltage Differential Ref. Voltage ³ Ladder Resistance Ladder Temp. Coefficient Self Bias 1	V _{RT} V _{RB} V _{REF} R _{TCO} V _{RB}	AGND 0.75 245	2.50 0.5 350 2000 0.36	AV _{DD} AV _{DD} 455	V V V Ω ppm/°C V	$V_{REF} = V_{RT} - V_{RB}$ Short V_{RB} to V_{RBS} and V_{RT} to V_{RTS} Short V_{RB} to V_{RBS}
Self Bias 2	V _{RT}		1.38		V	and V_{RT} to V_{RTS} $V_{RB} = AGND$, Short V_{RT} and V_{RTS}
ANALOG INPUT ²	TRI					TRE TREET TREET TREET TREET
Bandwidth (-1 dB) ⁴ Input Voltage Range Input Capacitance Sample ⁵ Input Capacitance Convert ⁵ Aperture Delay Aperture Jitter	BW VIN CIN CIN tAP	0	14 22 7 20 30	AV DD	MHz V pF pF ns ps	Clock High Clock Low
DYNAMIC PERFORMANCE ²						F _{IN} = 1 MHz
Signal to Noise Ratio Signal to Noise plus Distortion Harmonic Distortion Effective No. of Bits	SNR SINAD THD ENOB		46 42 -46 6.8		dB dB dB Bits	
DIGITAL INPUTS						
Logical "1" Voltage Logical "0" Voltage DC Leakage Currents ⁶ CLK OE Input Capacitance Clock Timing (See Figure 6.) ⁷	V _{IH} V _{IL}	2.5	5 5 5	0.5	V V μΑ μΑ pF	V_{IN} =DGND to D V_{DD}
Clock Period High Pulse Width Low Pulse Width	1/FS t _{PWH} t _{PWL}	66.6 33.3 33.3			ns ns ns	For Specified Performance For Specified Performance For Specified Performance





ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

			25° C			
Par am et er	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
DIGITAL OUTPUTS						C _{OUT} =15 pF
Logical "1" Voltage Logical "0" Voltage 3-state Leakage Data Valid Delay ^{2, 8} Data Enable Delay ^{2, 8} Data 3-state Delay ^{2, 8} Pipeline Delay	Voh Vol ^l oz ^t den t _{dhz}	V _{DD} -0.5	10 25 27 13	0.5 30 30 15 3.5	V V μA ns ns clock cycles	I _{LOAD} = 4 mA I _{LOAD} = 4 mA V _{OUT} =GND to DV _{DD} Constant relationship between clock and output
POWER SUPPLIES					-	
Operating Voltage (AV _{DD} , DV _{DD}) ⁹ Current (AV _{DD} + DV _{DD})	V _{DD}		3 8	12	V mA	Does not include ref. current
POWER DOWN						
Power Down Point Power Up Point Power Down Current Power Control Delay	VRT _{PD} DDPD PDD	0.4	0.55	0.9 100 200	V V μA ns	Chip goes to power down mode when V _{RT} < 0.55 V Does not include ref. current V _{RT} @ 0.4→0.9 V

Notes:

2 Guaranteed. Not tested.

The bandwidth represents the gain of the ADC and does not imply accuracy

- ⁵ See V_{IN} input equivalent circuit (Figure 2.). Switched capacitor analog input requires driver with low output resistance.
- 6 All inputs have diodes to V_{DD} and GND. Input DC currents will not exceed specified limits for any input voltage between GND and V_{DD}.
- 7 t_{R} , t_{F} should be limited to >5 ns for best results.
- 8 Depends on the RC load connected to the output pin.
- 9 AGND and DGND pins are connected through the silicon substrate. Connect together at the package and to the analog ground plane.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted) 1, 2, 3

V _{DD} to GND 5.5 V	Lead Temperature (Soldering 10 seconds) 300°C
V _{RT} & V _{RB}	Maximum Junction Temperature 150°C
All Inputs	Package Power Dissipation Rating @ 75°C
All OutputsV _{DD} +0.5 to GND -0.5 V	SOIC, PDIP, SSOP 680 mW
Storage Temperature65 to +150°C	Derates above 75°C 9 mW/°C

Notes:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.

 3 V_{DD} refers to AV_{DD} and DV_{DD} . GND refers to AGND and DGND.



Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/256) is the DNL error (Figure 10.). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (Figure 11.) Accuracy is a function of the sampling rate (FS).

³ Specified values guarantee functionality. Refer to other parameters for accuracy.



THEORY OF OPERATION

Analog to Digital Conversion

The MP87L76 uses a two step, sub-ranging architecture to convert analog voltages into 256 digital codes.

A full conversion (sampling $V_{\rm IN}$, converting MSB & LSB, and performing any error correction) requires 3 1/2 clock cycles to complete (see Figure 6.) The pipelined architecture allows the chip to maintain a one conversion per cycle sample rate. Digital logic combines the MSB and LSB data and performs error correction to produce 8-bit output codes.

Internal Reference Bias

The MP87L76 includes two on-chip resistors that can be used to bias the reference ladder without external circuitry. These two resistors are designed to track the reference ladder and are used to create a voltage divider between the supplies (AV $_{\rm DD}$ and AGND).

To use this feature simply connect V_{RT} to V_{RTS} and connect V_{RB} to V_{RBS} . This will nominally generate:

$$\text{AV}_{DD} \ x \ (0.3/2.5) \ \text{at} \ \text{V}_{RB}, \ \text{and} \ \text{AV}_{DD} \ x \ (1.3/2.5) \ \text{at} \ \text{V}_{RT}$$

This will generate 0.36 V at V_{RB} and 1.56 V at V_{RT} (see Figure 1.) Bypass capacitors on V_{RT} and V_{RB} are suggested to stabilize the ladder.

If the internal reference pins V_{RTS} and/or V_{RBS} are not used they should be left unconnected.




Figure 1. Internal Reference Bias

Transfer Characteristics

The ideal ADC is a linear building block that has infinite bandwidth and no phase distortion. A real ADC, however, exhibits finite bandwidth and non-constant group delay characteristics as well as non-linear behavior due to the non-zero INL characteristic. When modeling the ADC as a linear element and a quantizer, the circuit shown in *Figure 2*. can be used in order to represent the ADC's bandwidth.




Figure 2. Input Equivalent Circuit

Sample and Hold Timing

The ADC's internal sample and hold tracks the input signal when CLK is high. t_{AP} after the falling clock edge, the analog signal is sampled and held for conversion as seen in *Figure 3*.




Figure 3. Sample and Hold Timing

Output Enable (OE)

The \overline{OE} pin controls the state of the digital output drivers. When forced low, the drivers are active. When pulled high the drivers are 3-stated. Please note that the \overline{OE} pin only controls the output drivers; the rest of the chip is still active. Therefore if the clock is running, the internal registers are updated even if the digital outputs are 3-stated (*Figure 4.*).




Figure 4. Output Enable/Disable Timing Diagram

Power Down Mode

For systems that are battery powered, the MP87L76 has a power down feature to help extend battery life. When the voltage at the V_{RT} pin drops below 0.43 V, the chip goes into power down mode. In this state, conversions are halted, the outputs are 3-stated and I_{DD} drops to less than 100 μA . Then, when the voltage at the V_{RT} pin rises above 0.8 V, the chip will power up. Note that after power up, four clock cycles are required to get valid data at the digital outputs (see Figure 6.) One way to achieve power down is to disconnect or disable the buffer/amp driving V_{RT} and let the internal reference resistance pull V_{RT} down. Remember, any bypass capacitors at V_{RT} will increase the time for V_{RT} to drop below 0.4 V.





APPLICATION NOTES

Power Supplies and Grounding

 AV_{DD} and DV_{DD} should be connected to the sample power supply source (*Figure 5.*). The power supply (AV_{DD} and DV_{DD}) and reference voltage (V_{RT} & V_{RB}) pins should be decoupled with 0.1 μF and $10 \mu F$ capacitors to GND, placed as close to the chip as possible.

AGND and DGND pins are connected internally through the P-substrate. AGND and DGND pins should be connected together as close to the chip as possible.




Figure 5. Typical Circuit Connections

The Analog Input

When designing with the MP87L76, the following points can help optimize performance.

- Driving the analog input The input impedance can be represented as a switched capacitor type input circuit, ie. the input impedance changes with the phase of the input clock. Figure 2. shows an equivalent input circuit. In many applications, the input impedance can be treated as capacitive. For fast signals and a high driving impedance, a wide bandwidth op amp is recommended.
- 2. It is important to note that op amps have inductive output impedances at high frequencies which is a consequence of the emitter impedance of the typical push-pull output stage. The resulting transient ringing should be damped by inserting a resistor in series with the ADC input typically about 50Ω. See Figure 5. The exact value may be obtained from the op amp manufacturer's data sheet.
- 3. Signals should not exceed V_{DD} +0.5V or go below GND -0.5V. All pins have internal protection diodes that will protect them from short transients (*See Note 2, Absolute Maximum Ratings*) outside the supply range.

Digital Outputs

Refer to Figure 6. for details on the data availability timing. The digital outputs should not drive long wires or buses. The capacitive coupling and reflections will contribute noise to the conversion. The output enable pin $\overline{(OE)}$ should not be left unconnected. If it is not controlled by an active signal, it must be tied to ground.




Figure 6. Data Available Timing

Dynamic Reference Control

The MP87L76 allows for dynamically adjusted V_{RT} and V_{RB} . When this is done, V_{RT} and V_{RB} have to be kept static during a certain period.

The A/D conversion is done in a two-step method. During the first clock period, the MSB comparator bank compares the $V_{\rm IN}$ with the reference voltage string in order to determine in which subrange the exact $V_{\rm IN}$ lies. During the subsequent clock period, an LSB comparator bank compares a subrange of the $V_{\rm REF}$ to the $V_{\rm IN}$. Thus, the reference inputs have to be stable during two compare cycles. This implies that while the ADC is clocked with FS, the conversion only occurs at a rate of FS/2. Every second sample and resulting data must be discarded because the reference changes during its conversion.

The reference inputs V_{RT} and V_{RB} have to have settled to within 1 LSB, at least 50 ns before the rising edge which occurs after the sampling instant. The reference has to be kept constant until (t_{AP} + 10 ns) after the second rising edge. See *Figure 7*. for timing details. The digital data of the N + 1, N +3, N + 5 etc. samples are invalid if the reference is changed every second clock cycle. The data for the N, N + 2, N + 4 etc. samples are




Figure 7. Dynamic Reference Control



LINEARITY DEFINITION

The Ideal ADC

The transfer function for an ideal A/D converter is shown in *Figure 8*.

OUTPUT CODES

0.5 * LSB

1.5 * LSB

1.5 * LSB

1.5 * LSB

Figure 8. Ideal A/D Transfer Function

 V_{FF}

 V_{RT}

The first transition for the data bits takes place when:

$$V_{|N} = V01 = V_{RB} + 0.5 * LSB$$

V02

V01

The last transition of the data bits takes place when:

$$V_{IN} = V_{FF} = V_{RT} - 1.5 * LSB$$

where: LSB = $V_{REF} / 256$
= $(V_{FF} - V01) / 254$
and $V_{RFF} = (V_{RT} - V_{RB})$

The Real ADC

 V_{RB}

In a "real" converter, the code-to-code transitions do not fall exactly every $V_{\mbox{\scriptsize REF}}/256$ volts.

A positive DNL (Differential Non Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSBs.

A specification of Max DNL = ± 0.5 LSB means that all codes are within 0.5 LSB and 1.5 LSB. For example, if V_{REF} = 4.096 V then 1 LSB = 16mV and every code width is between 8 and 24 mV.




Figure 9. Real A/D Transfer Curve




Figure 10. DNL Measurement

The formulas for Differential Non-linearity (DNL), Integral Non-Linearity (INL) are:

: : :

DNL (FE) =
$$V_{FF} - V_{FE} - LSB$$

Thus $DNL_{(N)} = [V_{(N+1)} - V_{(N)}] - LSB$

Code Width $(N) = V_{(N+1)} - V_{(N)}$

DNL (01) = V02 - V01 - LSB

Similarly, the zero scale and full scale errors are defined as:

EFS (full scale error) =
$$V_{FF}$$
 - (V_{RT} - 1.5 * LSB)
EZS (zero scale error) = V_{O1} - (V_{RB} + 0.5 * LSB)
where: LSB = [V_{RT} - V_{RB}] / 256

Figure 9. shows the zero scale and full scale error terms while Figure 10. shows the definition of DNL.





Figure 11. INL Error Calculation (3-Bit)

Figure 11. gives a visual definition of the INL error. The graph shows a 3-bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, a line is drawn parallel to the ideal transfer line. By definition the best fit line makes equal the positive and the negative INL errors. This may change an INL of -1 to +2 LSB's relative to the ideal line into a +1.5 relative to the best fit line.




PERFORMANCE CHARACTERISTICS




1.75 1.5 Self-Bias 1 1.25 0.75 POS. INL 0.5 0.25 0 0.25 -0.25 -0.5 -0.75 NEG. INL -1.25 -1.5 -1.75 -2 0.01 0.1 10 100 Fs(MHz)

Graph 1. DNL vs. Sampling Frequency









Graph 3. DNL vs. Reference Voltage

Graph 4. Supply Current vs. Sampling Frequency







Graph 5. Supply Current vs. Supply Voltage

Graph 6. Power Up/Down Voltage vs. Supply Voltage






Graph 7. Output Delay vs. Supply Voltage



Graph 8. Aperture Delay vs. Supply Voltage



Graph 9. 3-State/Enable Delay vs. Supply Voltage