

### 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM

last updated 12/2/99

#### **DEVICE HIGHLIGHTS**

#### **High Performance PCI Controller**

- 32-bit / 33 MHz PCI Master/Target
- Zero-wait state PCI Master provides 132 MB/s transfer rates
- Programmable back-end interface to optional local processor
- Independent PCI bus (33 MHz) and local bus (up to 160 MHz) clocks
- Fully customizable PCI Configuration Space
- Configurable FIFOs with depths up to 256
- Reference design with driver code (Win 95/98/Win 2000/ NT4.0) available
- PCI v2.2 compliant
- Supports Type 0 Configuration Cycles in Target mode
- 3.3V, 5V Tolerant PCI signaling supports Universal PCI Adapter designs
- 3.3V CMOS in 208-pin PQFP and 256-pin PBGA
- Supports endian conversions
- Unlimited/Continuous Burst Transfers Supported

#### **Extendable PCI Functionality**

- Support for Configuration Space from 0x40 to 0x3FF
- Multi-Function, Expanded Capabilities, & Expansion ROM capable
- Power management, Compact PCI, hot-swap/hot-plug compatible
- PCI v2.2 Power Management Spec compatible
- PCI v2.2 Vital Product Data (VPD) configuration support
- Programmable Interrupt Generator
- I<sub>2</sub>O support with local processor
- Mailbox register support

#### Programmable Logic

- 37K system gates / 390 Logic Cells
- $\blacksquare$  16,128 RAM bits, up to 154 I/O pins
- 250 MHz 16-bit counters, 275 MHz Datapaths, 160 MHz FIFOs
- $\blacksquare$  All back-end interface and glue-logic can be implemented on chip
- 7 64-deep FIFOs or 3 128-deep FIFOs or a single 256-deep FIFO or a combination that requires 14 or less QuickLogic RAM Modules
- (3) 32-bit busses interface between the PCI Controller and the Programmable Logic






FIGURE 1. QL5032 Diagram

### **ARCHITECTURE OVERVIEW**

The QL5032 device in the QuickLogic QuickPCI ESP (Embedded Standard Product) family provides a complete and customizable PCI interface solution combined with 37,000 system gates of programmable logic. This device eliminates any need for the designer to worry about PCI bus compliance, yet allows for the maximum 32-bit PCI bus bandwidth (132 MB/s).

The programmable logic portion of the device contains 390 QuickLogic Logic Cells, and 14 QuickLogic Dual-Port RAM Blocks. These configurable RAM blocks can be configured in many width/depth combinations. They can also be combined with logic cells to form FIFOs, or be initialized via Serial EEPROM on power-up and used as ROMs.

The QL5032 device meets PCI 2.2 electrical and timing specifications and has been fully hardware-tested. This device also supports the Win'98 and PC'98 standards. The QL5032 device features 3.3-volt operation with multi-volt compatible I/Os. Thus it can easily operate in 3-volt systems and is fully compatible with 3.3V,5V or Universal PCI card development.

### **PCI CONTROLLER**

The PCI Controller is a 32-bit/33 MHz PCI 2.2 Compliant Master/Target Controller. It is capable of infinite length Master Write and Read transactions at zero wait state (132 MBytes/second). The Master will never insert wait states during transfers, so data should be supplied or received by FIFOs, which can be configured in the programmable region of the device. The Master Controller will most often be operated by a DMA Controller in the programmable region of the device. A DMA Controller reference design is available. The Target interface offers full PCI Configuration Space and flexible target addressing. Any number of 32-bit BARs may be configured, as either memory or I/O space. All required and options PCI 2.2 Configuration Space registers can be implemented within the programmable region of the device. A reference design of a Target Configuration and Addressing module is provided.

The interface ports are divided into a set of ports for master transactions and a set for target transactions. The Master DMA controller and Target Configuration Space and Address Decoding are done in the programmable logic region of the device. Since these functions are not timing critical, leaving these elements in the programmable region allows the greatest degree of flexibility to the designer. Reference DMA controller, Configuration Space, and Address Decoding blocks are included so that the design cycle can be minimized.

# CONFIGURATION SPACE AND ADDRESS DECODE

The configuration space is completely customizable in the programmable region of the device. PCI address and command decoding is performed by logic in the programmable section of the device. This allows support for any size of memory or I/O space for back-end logic. It also allows the user to implement any subset of the PCI commands supported by the QL5032. QuickLogic provides a reference Address Register/Counter and Command Decode block.

#### DMA MASTER/TARGET CONTROL

The customizable DMA controller included with the QuickWorks design software contains the following features:

- Configurable DMA count size for reads and writes (up to 30-bits)
- Configurable DMA burst size for PCI (including unlimited/continuous burst)
- Programmable Arbitration between DMA Read & Write transactions
- DMA Registers may be mapped to any area of Target Memory Space
  - Read Address (32-bit register)
  - Write Address (32-bit register)
  - Read Length (16-bit register) / Write Length (16-bit register)
  - Control and Status (32-bit register, includes 8 bit Burst Length)
- DMA Registers are available to the local design or the PCI bus
- Programmable Interrupt Control to signal end of transfer or other event

#### **CONFIGURABLE FIFOS**

FIFOs may be created with the Ram/FIFO wizard in the QuickWorks tools. The figure below shows the graphical interface used to create these FIFOs. FIFOs may be designed up to 256 deep. With 14 RAM cells available in the QL5032, that allows for up to 7 FIFOs at 64 deep (36 wide), 3 FIFOs at 128 deep (36 wide), or 1 FIFO at 256 deep (36 wide).




FIGURE 2. Graphical Interface to create FIFO



### **PCI Interface Symbol**

The figure below shows the interface symbol you would use in your schematic design in order to attach the local interface programmable logic design to the PCI core. If you were designing with a top-level Verilog or VHDL file, then you would use a structural instantiation of this PCI32 block, instead of a graphical symbol.



**FIGURE 3. PCI Interface Symbol** 



## **PCI Master Interface**

The internal signals used to interface with the PCI controller in the QL5032 are listed below, along with a description of each signal. The direction of the signal indicates if it is an input provided by the local interface (i) or an output provided by the PCI controller (o). Signals that end with the character 'N' should be considered active-low (for example, Mst\_IRDYN).

Mst_WrAd[31:0]	I	Address for master DMA writes. This address must be treated as valid from the beginning of a DMA burst write until the DMA write operation is complete. It must be incremented (by 4) each time data is transferred on the PCI bus, since only DWORD (4 byte) transfers are supported.
Mst_RdAd[31:0]	I	Address for master DMA reads. This address must be treated as valid from the beginning of a DMA burst read until the DMA read operation is complete. It must be incremented (by 4) each time data is transferred on the PCI bus, since only DWORD (4 byte) transfers are supported.
Mst_WrMode	I	DMA state machine in "write" mode. This must be asserted at the beginning of a Master Transfer, and must be held until the Master Transfer completed (Mst_WrBurst_Done).
Mst_RdMode	I	DMA state machine in "read" mode. This must be asserted at the beginning of a Master Transfer, and must be held until the Master Transfer completed (Mst_RdBurst_Done).
Mst_Burst_Req	I	Request use of the PCI bus. This signal should be held from when the DMA controller is ready to provide the first data, until the transfer is complete (Mst_WrBurst Done or Mst_RdBurst_Done).
Mst_One_Read	I	This signals to the PCI core that one data transfer remains in the burst. This signal must be asserted when only one DWORD remains to be transferred on the PCI bus.
Mst_Two_Reads	I	Two or less data transfers remain in the burst. This signal must be asserted when two or less DWORDs remain to be transferred on the PCI bus.
Mst_WrData[31:0]	I	Data for master DMA writes (to PCI bus).
Mst_WrData_Valid	I	Data valid on Mst_WrData[31:0].
Mst_WrData_Rdy	О	Data receive acknowledge for Mst_WrData[31:0]. This serves as a POP control for a FIFO which provides data to the PCI core.
Mst_WrBurst_Done	О	Master write pipeline is empty, which indicates that the Write burst transaction is completed.
Mst_RdData[31:0]	0	Data for master DMA reads (from PCI bus).
Mst_RdData_Valid	О	Data valid on Mst_RdData[31:0]. This serves as a PUSH control for a FIFO that receives data from the PCI core.
Mst_RdBurst_Done	О	Master read pipeline is empty, which indicates that Read burst transaction is completed.
Mst_RdCmd[1:0]	I	Type of PCI read command to be used for DMA reads: 00 or 01 = Memory Read 10 = Memory Read Line 11 = Memory Read Multiple
Mst_LatCntEn	I	Enable Latency Counter. Set to 0 to ignore the Latency Timer in the PCI configuration space (offset 0Ch). For full PCI compliance, this port should be always set to 1.
Mst_Xfer_D1	О	Data was transferred on the previous PCI clock. Useful for updating DMA transfer counts on DMA Read operations.
Mst_Last_Cycle	0	Active during the last data transfer of a PCI master transaction.
Mst_REQN	О	The PCI REQN signal generated by this device as PCI master. Not usually used in the back-end design.
Mst_IRDYN	О	The PCI IRDYN signal generated by this device as PCI master. Not usually used in the back-end design.
Mst_Tabort_Det	0	Target abort detected during master transaction. This is normally an error condition to be handled in the DMA controller.
Mst_TTO_Det	О	Target timeout detected (no response from target). This is normally an error condition to be handled in the DMA controller.



# PCI Target Interface

Her Addr WrDete[21.0]		Target address and data from target vivites Diving all target
Usr_Addr_WrData[31:0]	O	Target address and data from target writes. During all target
		accesses, the address will be presented on Usr_Addr_WrData[31:0] and simultaneously, Usr_Adr_Valid will
		be active. During target write transactions, this port will present
II. CDEI2 01		write data to the PCI configuration space or user logic.
Usr_CBE[3:0]	О	PCI command and byte enables. During target accesses, the PCI
		command will be presented on Usr_CBE[3:0] and simultaneously,
		Usr_Adr_Valid will be active. During target read or write
		transactions, this port will present active-low byte-enables to the
		PCI configuration space or user logic.
Usr_Adr_Valid	О	Indicates the beginning of a PCI transaction, and that a target
		address is valid on Usr_Addr_WrData[31:0] and the PCI
		command is valid on Usr_CBE[3:0]. When this signal is active,
		the target address must be latched and decoded to determine if this
		address belongs to the device's memory space. Also, the PCI
		command must be decoded to determine the type of PCI
		transaction. On subsequent clocks of a target access, this signal
		will be low, indicating that data (not an address) is present on
		Usr_Addr_WrData[31:0].
Usr_Adr_Inc	О	Indicates that the target address should be incremented, because
		the previous data transfer has completed. During burst target
		accesses, the target address is only presented to the back-end logic
		at the beginning of the transaction (when Usr_Adr_Valid is
		active), and must therefore be latched and incremented (by 4) for
		subsequent data transfers.
Usr_WrReq	О	This signal will be active for the duration of a target write
		transaction, and may be used by back-end logic to turn on output-
		enables for transmitting the data off-chip.
Usr_RdDecode	Ι	Active when a "user read" command has been decoded from the
_		Usr_CBE[3:0] bus. This command may be mapped from any of
		the PCI "read" commands, such as Memory Read, Memory Read
		Line, Memory Read Multiple, I/O Read, etc.
Usr_WrDecode	Ι	Active when a "user write" command has been decoded from the
		Usr_CBE[3:0] bus. This command may be mapped from any of
		the PCI "write" commands, such as Memory Write or I/O Write.
Usr_Select	I	The address on Usr_Addr_WrData[31:0] has been decoded and
	^	determined to be within the address space of the device.
		Usr_Addr_WrData[31:0] must be compared to each of the valid
		Base Address Registers in the PCI configuration space. Also, this
		signal must be gated by the Memory Access Enable or I/O Access
		Enable registers in the PCI configuration space (Command
		Register bits 1 or 0 at offset 04h).
Usr_Write	О	Write enable for data on Usr_Addr_WrData[31:0] during PCI
		writes.
Cfg_Write	О	Write enable for data on Usr_Addr_WrData[31:0] during PCI
018_111110		configuration write transactions.
Cfg_RdData[31:0]	I	Data from the PCI configuration registers, required to be presented
C15_NuData[31.0]	1	during PCI configuration reads.
Her PdDate[21:0]	I	Data from the back-end user logic (and/or DMA configuration
Usr_RdData[31:0]	1	ē ,
		registers), required to be presented during PCI reads.



## **PCI Target Interface (Continued)**

Cfg_RdData[31:0]	I	Data from the PCI configuration registers, required to be presented during PCI
V	-	configuration reads.
Usr_RdData[31:0]	I	Data from the back-end user logic (and/or DMA configuration registers),
		required to be presented during PCI reads.
Cfg_CmdReg8	I	Bits 6 and 8 from the Command Register in the PCI configuration space (offset
Cfg_CmdReg6		04h).
Cfg_LatCnt[7:0]	I	8-bit value of the Latency Timer in the PCI configuration space (offset 0Ch).
Usr_MstRdAd_Sel	I	Used when a target read operation should return the value set on the
		Mst_RdAd[31:0] pins. This select pin saves on logic which would otherwise
		need to be used to multiplex Mst_RdAd[31:0] into the Usr_RdData[31:0] bus.
		When this signal is asserted, the data on Usr_RdData[31:0] is ignored.
Usr_MstWrAd_Sel	I	Used when a target read operation should return the value set on the
		Mst_WrAd[31:0] pins. This select pin saves on logic which would otherwise
		need to be used to multiplex Mst_WrAd[31:0] into the Usr_RdData[31:0] bus.
		When this signal is asserted, the data on Usr_RdData[31:0] is ignored.
Cfg_PERR_Det	О	Parity error detected on the PCI bus. When this signal is active, bit 15 of the
		Status Register must be set in the PCI configuration space (offset 04h).
Cfg_SERR_Sig	О	System error asserted on the PCI bus. When this signal is active, the Signalled
		System Error bit, bit 14 of the Status Register, must be set in the PCI
		configuration space (offset 04h).
Cfg_MstPERR_Det	О	Data parity error detected on the PCI bus by the master. When this signal is
		active, bit 8 of the Status Register must be set in the PCI configuration space
		(offset 04h).
Usr_TRDYN	О	Copy of the TRDYN signal as driven by the PCI target interface.
Usr_STOPN	О	Copy of the STOPN signal as driven by the PCI target interface.
Usr_Devsel	О	Inverted copy of the DEVSELN signal as driven by the PCI target interface.
Usr_Last_Cycle_D1	О	Last transfer in a PCI transaction is occurring.
Usr_Rdy	I	Used to delay (add wait states to) a PCI transaction when the back end needs
		additional time. Subject to PCI latency restrictions.
Usr_Stop	I	Used to prematurely stop a PCI target access on the next PCI clock.
Usr_Interrupt	I	Used to signal an interrupt on the PCI bus.



### **PCI Internal Signals**

PCI_clock	О	PCI clock.
PCI_reset	О	PCI reset signal.
PCI_IRDYN_D1	О	Copy of the IRDYN signal from the PCI bus, delayed by one clock.
PCI_FRAMEN_D1	О	Copy of the FRAMEN signal from the PCI bus, delayed by one clock.
PCI_DEVSELN_D1	О	Copy of the DEVSELN signal from the PCI bus, delayed by one clock.
PCI_TRDYN_D1	О	Copy of the TRDYN signal from the PCI bus, delayed by one clock.
PCI_STOPN_D1	О	Copy of the STOPN signal from the PCI bus, delayed by one clock.
PCI_IDSEL_D1	О	Copy of the IDSEL signal from the PCI bus, delayed by one clock.

### **RAM Module Features**

The QL5032 device has fourteen 1,152-bit RAM modules, for a total of 16,128 RAM bits. Using two "mode" pins, designers can configure each module into 64 (deep) x18 (wide), 128x9, 256x4, or 512x2 blocks. See the figure below. The blocks are also easily cascadable to increase their effective width or depth.

The RAM modules are "dual-ported", with completely independent READ and WRITE ports and separate READ and WRITE clocks. The READ ports support asynchronous and synchronous operation, while the WRITE ports support synchronous operation. Each port has 18 data lines and 9 address lines, allowing word lengths of up to 18 bits and address spaces of up to 512 words. Depending on the mode selected, however, some higher order data or address lines may not be used.

The Write Enable (WE) line acts as a clock enable for synchronous write operation. The Read Enable (RE) acts as a clock enable for synchronous READ operation (ASYNCRD input low), or as a flow-through enable for asynchronous READ operation (ASYNCRD input high).

Designers can cascade multiple RAM modules to increase the depth or width allowed in single modules by connecting corresponding address lines together and dividing the words between modules. This approach allows up to 512-deep configurations as large as 28 bits wide in the QL5032 device.

A similar technique can be used to create depths greater than 512 words. In this case address signals higher than the eighth bit are encoded onto the write enable (WE) input for WRITE operations. The READ data outputs are multiplexed together using encoded higher READ address bits for the multiplexer SELECT signals.




FIGURE 4. RAM Module

	Address Buses [a:0]	Data Buses [w:0]
64x18	[5:0]	[17:0]
128x9	[6:0]	[8:0]
256x4	[7:0]	[3:0]
512x2	[8:0]	[1:0]



### **JTAG Support**

JTAG pins support IEEE standard 1149.1a to provide boundary scan capability for the QL5032 device. Six pins are dedicated to JTAG and programming functions on each QL5032 device, and are unavailable for general design input and output signals. TDI, TDO, TCK, TMS, and TRSTB are JTAG pins. A sixth pin, STM, is used only for programming.

### **Development Tool Support**

Software support for the QL5032 device is available through the QuickWorks® development package. This turnkey PC-based QuickWorks® package, shown in Figure 5, provides a complete ESP software solution with design entry, logic synthesis, place and route, and simulation. QuickWorks® includes VHDL, Verilog, schematic, and mixed-mode entry with fast and efficient logic synthesis provided by the integrated Synplicity Synplify Lite™ tool, specially tuned to take advantage of the QL5032 architecture. QuickWorks also provides functional and timing simulation for guaranteed timing and source-level debugging.

The UNIX-based Quick $Tools^{\rm TM}$  and PC-based QuickWorks- $Lite^{\rm TM}$  packages are a subset of Quick $Works^{\rm CM}$  and provide a solution for designers who use schematic-only design flow third-party tools for design entry, synthesis, or simulation. Quick $Tools^{\rm TM}$  and QuickWorks- $Lite^{\rm TM}$  read EDIF netlists and provide support for all QuickLogic devices. Quick $Tools^{\rm TM}$  and QuickWorks- $Lite^{\rm TM}$  also support a wide range of third-party modeling and simulation tools. In addition, the PC-based package combines all the features of QuickWorks- $Lite^{\rm TM}$  with the SCS schematic capture environment, providing a low-cost design entry and compilation solution.

#### QuickWorksDesign Software VHDL, Third Party Schematic Verilog Turbo HDL Edito SCS Entry Tools & Synthesis Mixed-Mode Design Synplify-Simulator QuiclTool/QuicChi Silos III VeriBes Third Party Optimize, Place Simulation Route

FIGURE 5. QuickWorks® Tool Suite



## **Pin Type Descriptions**

The QL5032 Device Pins are indicated in the table below. These are pins on the device, some of which connect to the PCI bus, and others that are programmable as user IO.

Type	Description
IN	Input. A standard input-only signal
OUT	Totem pole output. A standard active output driver
T/S	Tri-state. A bi-directional, tri-state input/output pin
S/T/S	Sustained Tri-state. An active low tri-state signal driven by one PCI agent at a time. It must be driven high for at least one clock before being disabled (set to Hi-Z). A pull-up needs to be provided by the PCI system central resource to sustain the inactive state once the active driver has released the signal.
O/D	Open Drain. Allows multiple devices to share this pin as a wired-or.

Pin/Bus Name	Туре	Function					
VCC	IN	Supply pin. Tie to 3.3V supply.					
VCCIO	IN	Supply pin for I/O. Set to 3.3V for 3.3V I/O, 5V for 5.0V compliant I/O					
GND	IN	Ground pin. Tie to GND on the PCB.					
I/O	T/S	Programmable Input/Output/Tri-State/Bi-directional Pin.					
GLCK/I	IN	Programmable Global Network or Input-only pin. Tie to VCC or GND if unused.					
ACLK/I	IN	Programmable Array Network or Input-only pin. Tie to VCC or GND if unused.					
RSVRD	IN	Reserved by QuickLogic for future PCB.					
TDI/RSI*	IN	JTAG Data In/Ram Init. Serial Data In. Tie to VCC if unused. Connect to Serial EPROM data for RAM init.					
TDO/ RCO*	OUT	JTAG Data Out/Ram Init Clock. Leave unconnected if unused. Connect to Serial EPROM clock for RAM init.					
TCK	IN	JTAG Clock. Tie to GND if unused.					
TMS	IN	JTAG Test Mode Select. Tie to VCC if unused.					
TRSTB/ RRO*	IN	JTAG Reset/RAM Init. Reset Out. Tie to GND if unused. Connect to Serial EPROM reset for RAM init.					
STM	IN	QuickLogic Reserved pin. Tie to GND on the PCB.					

<sup>\*</sup> See QuickNote 65 on the QuickLogic web site for information on RAM initialization.



# **QL5032** External Device Pins

Pin/Bus Name	Type	Function				
AD[31:0]	T/S	PCI Address and Data: 32 bit multiplexed address/data bus.				
CBEN[3:0]	T/S	PCI Bus Command and Byte Enables: Multiplexed bus which contains byte enables for AD[31:0] or the Bus Command during the address phase of a PCI transaction.				
PAR	T/S	PCI Parity: Even Parity across AD[31:0] and C/BEN[3:0] busses. Driven one clock after address or data phases. Master drives PAR on address cycles and PCI writes. The Target drives PAR on PCI reads.				
FRAMEN	S/T/S	PCI Cycle Frame: Driven active by current PCI Master during a PCI transaction. Driven low to indicate the address cycle, driven high at the end of the transaction.				
DEVSELN	S/T/S	PCI Device Select. Driven by a Target that has decoded a valid base address.				
CLK	IN	PCI System Clock Input.				
RSTN	IN	PCI System Reset Input				
REQN	T/S	PCI Request. Indicates to the Arbiter that this PCI Agent (Initiator) wishes to use the bus. A point to point signal between the PCI Device and the System Arbiter.				
GNTN	IN	PCI Grant. Indicates to a PCI Agent (Initiator) that it has been granted access to the PCI bus by the Arbiter. A point to point signal between the PCI device and the System Arbiter.				
PERRN	S/T/S	PCI Data Parity Error. Driven active by the initiator or targe two clock cycles after a data parity error is detected on the AD and C/BE# busses.				
SERRN	O/D	PCI System Error: Driven active when an address cycle parity error, data parity error during a special cycle, or other catastrophic error is detected.				
IDSEL	IN	PCI Initialization Device Select. Use to select a specific PCI Agent during System Initialization.				
IRDYN	S/T/S	PCI Initiator Ready. Indicates the Initiator's ability to complete a read or write transaction. Data transfer occurs only on clock cycles where both IRDYN and TRDYN are active.				
TRDYN	S/T/S	PCI Target Ready. Indicates the Target's ability to complete a read or write transaction. Data transfer occurs only on clock cycles where both IRDYN and TRDYN are active.				
STOPN	S/T/S	PCI Stop. Used by a PCI Target to end a burst transaction.				
INTAN	O/D	Interrupt A. Asynchronous Active-Low Interrupt Request.				






FIGURE 6. 208-pin PQFP




FIGURE 7. 256-pin PBGA



## QL5032 - 208 PQFP Pinout Table

DOGGG	г	DOGGG	Б	DOGGO	г	DOGGO	г	DO GOO	Б
<b>PQ208</b>	Function I/O	<b>PQ208</b> 43	Function GND	<b>PQ208</b> 85	Function AD[3]	PQ208 127	Function GND	<b>PQ208</b> 169	Function I/O
2	I/O	44	IDSEL	86	AD[2]	128	I/O	170	I/O
3	I/O	45	AD[23]	87	AD[1]	129	GCLK/I	171	I/O
4	I/O	46	AD[22]	88	AD[0]	130	ACLK/I	172	I/O
5	I/O	47	AD[21]	89	I/O	131	VCC	173	I/O
6	I/O	48	AD[21]	90	I/O	132	GCLK/I	174	I/O
7	I/O	49	AD[19]	91	I/O	133	GCLK/I	175	I/O
8	I/O	50	AD[18]	92	I/O	134	VCC	176	I/O
9	I/O	51	AD[17]	93	I/O	135	I/O	177	GND
10	VCC	52	AD[16]	94	I/O	136	I/O	178	I/O
11	I/O	53	CBEN[2]	95	GND	137	I/O	179	I/O
12	GND	54	TDI	96	I/O	138	I/O	180	I/O
13	I/O	55	FRAMEN	97	VCC	139	I/O	181	I/O
14	I/O	56	IRDYN	98	I/O	140	I/O	182	GND
15	I/O	57	TRDYN	99	I/O	141	I/O	183	I/O
16	I/O	58	DEVSELN	100	I/O	142	I/O	184	I/O
17	I/O	59	GND	101	I/O	143	I/O	185	I/O
18	I/O	60	STOPN	102	I/O	144	I/O	186	I/O
19	I/O	61	VCC	103	TRSTB	145	VCC	187	VCCIO
20	I/O	62	I/O	104	TMS	146	I/O	188	I/O
21	I/O	63	I/O	105	I/O	147	GND	189	I/O
22	I/O	64	PERRN	106	I/O	148	I/O	190	I/O
23	GND	65	I/O	107	I/O	149	I/O	191	I/O
24	INTAN	66	SERRN	108	I/O	150	I/O	192	I/O
25	RSTN	67	PAR	109	I/O	151	I/O	193	I/O
26	ACLK/I	68	CBEN[1]	110	I/O	152	I/O	194	I/O
27	VCC	69	AD[15]	111	I/O	153	I/O	195	I/O
28	GCLK/I	70	AD[14]	112	I/O	154	I/O	196	I/O
29	CLK	71	AD[13]	113	I/O	155	I/O	197	I/O
30	VCC	72	AD[12]	114	VCC	156	I/O	198	I/O
31	GNTN	73	GND	115	I/O	157	TCK	199	GND
32	REQN	74	AD[11]	116	GND	158	STM	200	I/O
33	AD[31]	75	AD[10]	117	I/O	159	I/O	201	VCC
34	AD[30]	76	AD[9]	118	I/O	160	I/O	202	I/O
35	AD[29]	77	AD[8]	119	I/O	161	I/O	203	I/O
36	AD[28]	78	GND	120	I/O	162	I/O	204	I/O
37	AD[27]	79	CBEN[0]	121	I/O	163	GND	205	I/O
38	AD[26]	80	AD[7]	122	I/O	164	I/O	206	I/O
39	AD[25]	81	AD[6]	123	I/O	165	VCC	207	TDO
40	AD[24]	82	AD[5]	124	I/O	166	I/O	208	I/O
41	VCC	83	VCCIO	125	I/O	167	I/O		
42	CBEN[3	84	AD[4]	126	I/O	168	I/O		



## QL5032 256-PBGA Pinout Table

PB256	Function	PB256	Function	PB256	Function	PB256	Function	PB256	Function	PB256	Function
A1	GND	C4	I/O	E19	I/O	L2	ACLK/I	T17	I/O	V20	I/O
A2	I/O	C5	I/O	E20	I/O	L3	RSTN	T18	I/O	W1	I/O
A3	I/O	<b>C</b> 6	I/O	F1	I/O	L4	GCLK/I	T19	NC	W2	I/O
A4	I/O	C7	I/O	F2	I/O	L17	VCC	T20	I/O	W3	TDI
A5	I/O	C8	I/O	F3	I/O	L18	I/O	U1	I/O	W4	GNIN
A6	I/O	C9	VCCIO	F4	VCC	L19	I/O	U2	I/O	W5	AD[27]
A7	I/O	C10	I/O	F17	VCC	L20	I/O	U3	I/O	W6	CBEN[3]
A8	I/O	C11	I/O	F18	NC	M1	I/O	U4	GND	W7	AD[21]
A9	I/O	C12	I/O	F19	I/O	M2	I/O	U5	AD[26]	W8	AD[20]
A10	I/O	C13	I/O	F20	I/O	M3	I/O	U6	VCC	W9	CBEN[2]
A11	I/O	C14	I/O	G1	I/O	M4	NC	U7	AD[22]	W10	DEVSELN
A12	I/O	C15	I/O	G2	NC	M17	NC	U8	GND	W11	PERRN
A13	I/O	C16	I/O	G3	I/O	M18	I/O	U9	FRAMEN	W12	CBEN[1]
A14	I/O	C17	I/O	G4	I/O	M19	I/O	U10	VCC	W13	PAR
A15	I/O	C18	I/O	G17	I/O	M20	I/O	U11	I/O	W14	AD[10]
A16	I/O	C19	I/O	G18	I/O	N1	I/O	U12	I/O	W15	AD[9]
A17	I/O	C20	I/O	G19	NC	N2	I/O	U13	GND	W16	AD[5]
A18	I/O	D1	I/O	G20	I/O	N3	I/O	U14	AD[11]	W17	AD[1]
A19	TCK	D2	I/O	H1	I/O	N4	GND	U15	VCC	W18	AD[0]
A20	I/O	D3	I/O	H2	I/O	N17	GND	U16	AD[4]	W19	I/O
B1	TDO	D4	GND	H3	I/O	N18	I/O	U17	GND	W20	TRSTB
B2	I/O	D5	I/O	H4	GND	N19	I/O	U18	I/O	Y1	INTAN
B3	I/O	D6	VCC	H17	GND	N20	I/O	U19	I/O	Y2	NC
B4	I/O	D7	I/O	H18	I/O	P1	I/O	U20	I/O	Y3	REQN
B5	I/O	D8	GND	H19	I/O	P2	I/O	V1	I/O	Y4	AD[31]
В6	I/O	D9	I/O	H20	I/O	P3	I/O	V2	NC	Y5	AD[29]
B7	I/O	D10	I/O	J1	I/O	P4	I/O	V3	I/O	Y6	AD[25]
B8	I/O	D11	VCC	J2	I/O	P17	I/O	V4	AD[30]	Y7	AD[23]
B9	I/O	D12	I/O	J3	NC	P18	I/O	V5	AD[28]	Y8	AD[19]
B10	I/O	D13	GND	J4	I/O	P19	NC	V6	AD[24]	Y9	AD[17]
B11	I/O	D14	I/O	J17	NC	P20	I/O	V7	IDSEL	Y10	IRDYN
B12	I/O	D15	VCC	J18	I/O	R1	NC	V8	AD[18]	Y11	I/O
B13	I/O	D16	I/O	J19	I/O	R2	I/O	V9	AD[16]	Y12	SERRN
B14	I/O	D17	GND	J20	GCLK/I	R3	I/O	V10	TRDYN	Y13	AD[14]
B15	I/O	D18	I/O	K1	I/O	R4	VCC	V11	STOPN	Y14	AD[12]
B16	I/O	D19	I/O	K2	I/O	R17	VCC	V12	VCOO	Y15	AD[8]
B17	NC	D20	I/O	K3	I/O	R18	I/O	V13	AD[15]	Y16	AD[7]
B18	STM	E1	NC	K4	VCC	R19	I/O	V14	AD[13]	Y17	AD[3]
B19	NC	E2	I/O	K17	GCLK/I	R20	I/O	V15	CBEN[0]	Y18	I/O
B20	I/O	E3	I/O	K18	ACLK/I	T1	NC	V16	AD[6]	Y19	I/O
C1	I/O	E4	I/O	K19	GCLK/I	T2	I/O	V17	AD[2]	Y20	NC
C2	I/O	E17	I/O	K20	NC	Т3	I/O	V18	I/O		
C3	I/O	E18	I/O	L1	CLK	T4	NC	V19	TMS		



## **Absolute Maximum Ratings**

VCC Voltage0.5 to 4.6V	DC Input Current±20 mA
VCCIO Voltage0.5 to 7.0V	ESD Pad Protection±2000V
Input Voltage0.5 to VCCIO+0.5V	Storage Temperature65°C to +150C
Latch-up Immunity ±200mA	Lead Temperature300°C

### **Operating Range**

Symbol	Parameter			strial	Comm	Unit	
			Min	Max	Min	Max	
VCC	Supply Voltage		3.0	3.6	3.0	3.6	V
VCCIO	I/O Input Tolera	3.0	5.5	3.0	5.25	V	
TA	Ambient Tempe	-40	85	0	70	°C	
K	Delay Factor	·			0.46	0.93	

### **DC Characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
VĬH	Input HIGH Voltage		0.5VCC	VCCIO+0.5	V
VIL	Input LOW Voltage		-0.5	0.3VCC	V
VOH	Output HIGH Voltage	IOH = -12 mA	2.4		V
	-	IOH = -500 μA	0.9VCC		V
VOL	Output LOW Voltage	IOL = 16 mA		0.45	V
	-	IOL = 1.5 mA		0.1VCC	V
II	I or I/O Input Leakage Current	VI = VCCIO or GND	-10	10	μд
IOZ	3-State Output Leakage Current	VI = VCCIO or GND	-10	10	μд
CI	Input Capacitance [1]			10	pF
IOS	Output Short Circuit Current [2]	VO = GND	-15	-180	mA
		VO = VCC	40	210	mA
ICC	D.C. Supply Current [3]	VI, VIO = VCCIO or GND	0.50 (typ)	2	mA
ICCIO	D.C. Supply Current on VCCIO		0	100	μд

#### Notes:

- [1] Capacitance is sample tested only.
- [2] Only one output at a time. Duration should not exceed 30 seconds.
- [3] For -A commercial grade device only. Maximum ICC is 3 mA for all industrial grade devices. For AC conditions, contact QuickLogic Customer Engineering.



## AC CHARACTERISTICS at VCC = 3.3V, TA = $25^{\circ}$ C (K = 1.00)

(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)

### **Logic Cells**

Symbol	Parameter	Propagation Delays (ns) Fanout [4]							
_		1	2	3	4	8			
tPD	Combinatorial Delay [5]	1.4	1.7	2.0	2.3	3.5			
tSU	Setup Time [5]	1.8	1.8	1.8	1.8	1.8			
tH	Hold Time	0.0	0.0	0.0	0.0	0.0			
tCLK	Clock to Q Delay	0.8	1.1	1.4	1.7	2.9			
tCWHI	Clock High Time	1.6	1.6	1.6	1.6	1.6			
tCWLO	Clock Low Time	1.6	1.6	1.6	1.6	1.6			
tSET	Set Delay	1.4	1.7	2.0	2.3	3.5			
tRESET	Reset Delay	1.2	1.5	1.8	2.1	3.3			
tSW	Set Width	1.9	1.9	1.9	1.9	1.9			
tRW	Reset Width	1.8	1.8	1.8	1.8	1.8			

### **RAM Cell Synchronous Write Timing**

Symbol	Parameter	Propagation Delays (ns) Fanout [4]							
		1	2	3	4	8			
TSWA	WA Setup Time to WCLK	1.0	1.0	1.0	1.0	1.0			
THWA	WA Hold Time to WCLK	0.0	0.0	0.0	0.0	0.0			
TSWD	WD Setup Time to WCLK	1.0	1.0	1.0	1.0	1.0			
THWD	WD Hold Time to WCLK	0.0	0.0	0.0	0.0	0.0			
TSWE	WE Setup Time to WCLK	1.0	1.0	1.0	1.0	1.0			
THWE	WE Hold Time to WCLK	0.0	0.0	0.0	0.0	0.0			
TWCRD	WCLK to RD (WA=RA) [4]	5.0	5.3	5.6	5.9	7.1			

#### Notes:

- [4] Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25°C. Multiply by the Appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
- [5] These limits are derived from a representative selection of the slowest paths through the QuickRAM logic cell including typical net delays. Worst case delay values for specific paths should be determined from timing analysis of your particular design.



### **RAM Cell Synchronous Read Timing**

Symbol	Parameter	Propagation Delays (ns) Fanout							
		1	2	3	4	8			
TSRA	RA Setup Time to RCLK	1.0	1.0	1.0	1.0	1.0			
THRA	RA Hold Time to RCLK	0.0	0.0	0.0	0.0	0.0			
TSRE	RE Setup Time to RCLK	1.0	1.0	1.0	1.0	1.0			
THRE	RE Hold Time to RCLK	0.0	0.0	0.0	0.0	0.0			
TRCRD	RCLK to RD [5]	4.0	4.3	4.6	4.9	6.1			

### **RAM Cell Asynchronous Read Timing**

Symbol	Parameter	Propagation Delays (ns) Fanout						
		1	2	3	4	8		
RPDRD	RA to RD [5]	3.0	3.3	3.6	3.9	5.1		

## **Input-Only Cells**

Symbol	Parameter		Propagation Delays (ns) Fanout [5]							
		1	2	3	4	8	12	24		
TIN	High Drive Input Delay	1.5	1.6	1.8	1.9	2.4	2.9	4.4		
TINI	High Drive Input, Inverting Delay	1.6	1.7	1.9	2.0	2.5	3.0	4.5		
TISU	Input Register Set-Up Time	3.1	3.1	3.1	3.1	3.1	3.1	3.1		
TIH	Input Register Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0		
TICLK	Input Register Clock To Q	0.7	0.8	1.0	1.1	1.6	2.1	3.6		
TIRST	Input Register Reset Delay	0.6	0.7	0.9	1.0	1.5	2.0	3.5		
TIESU	Input Register Clock Enable Setup Time	2.3	2.3	2.3	2.3	2.3	2.3	2.3		
TIEH	Input Register Clock Enable Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0		

### **Clock Cells**

Symbols	Parameter	Propagation Delays (ns) Loads per Half Column [6]							
		1	2	3	4	8	10	12	15
tACK	Array Clock Delay	1.2	1.2	1.3	1.3	1.5	1.6	1.7	1.8
tGCKP	Global Clock Pin Delay	0.7	0.7	0.7	0.7	0.7	0.7	0.7	0.7
tGCKB	Global Clock Buffer Delay	0.8	0.8	0.9	0.9	1.1	1.2	1.3	1.4

#### Notes:

[6] The array distributed networks consist of 40 half columns and the global distributed networks consist of 44 half columns, each driven by an independent buffer. The number of half columns used does not affect clock buffer delay. The array clock has up to 8 loads per half column. The global clock has up to 11 loads per half column.



## I/O Cell Input Delays

Symbol	Parameter	Propagation Delays (ns) Fanout [5]						
		1	2	3	4	8	10	
tI/O	Input Delay (bidirectional pad)	1.3	1.6	1.8	2.1	3.1	3.6	
TISU	Input Register Set-Up Time	3.1	3.1	3.1	3.1	3.1	3.1	
TIH	Input Register Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	
TIOCLK	Input Register Clock To Q	0.7	1.0	1.2	1.5	2.5	3.0	
TIORST	Input Register Reset Delay	0.6	0.9	1.1	1.4	2.4	2.9	
TIESU	Input Register clock Enable Set-Up Time	2.3	2.3	2.3	2.3	2.3	2.3	
TIEH	Input Register Clock Enable Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	

## I/O Cell Output Delays

Symbol	Parameter	O	Propagation Delays (ns) Output Load Capacitance (pF)						
		30	50	75	100	150			
TOUTLH	Output Delay Low to High	2.1	2.5	3.1	3.6	4.7			
TOUTHL	Output Delay High to Low	2.2	2.6	3.2	3.7	4.8			
TPZH	Output Delay Tri-state to High	1.2	1.7	2.2	2.8	3.9			
TPZL	Output Delay Tri-state to Low	1.6	2.0	2.6	3.1	4.2			
TPHZ	Output Delay High to Tri-State [8]	2.0							
TPLZ	Output Delay Low to Tri-State [8]	1.2							

### Notes:

[7] The following loads are used for tPXZ:

