TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic

TB62726N, TB62726F

16-bit Constant-Current LED Driver with Operating Voltage of 3.3 V

The TB62726 series is comprised of constant-current drivers designed for LEDs and LED displays. The output current value can be set using an external resistor.

As a result, all outputs will have virtually the same current levels.

This driver incorporates a 16-bit constant-current output, a 16-bit shift register, a 16-bit latch and a gate circuit.

These drivers have been designed using the Bi-CMOS process.

Features

- Output current capability and number of outputs: $90 \text{ mA} \times 16 \text{ outputs}$
- Constant current range: 2~80 mA
- Application output voltage:

0.7 V (output current 2~80 mA)


0.4 V (output current 2~40 mA)

- For anode-common LEDs
- Input signal voltage level: 3.3-V CMOS level (Schmitt trigger
- Maximum output terminal voltage: 17 V
- Serial data transfer rate: 20 MHz (max, cascade connection)
- Operating temperature range $T_{opr} = -40 \sim 85$ °C
- Package:

Type N: SDIP24-P-300-1.78 Type F: SSOP24-P-300-1.00B

- Package and pin layout: Pin layout and functionality are similar to those of the TB62706. (Each characteristic value is different.)
- Constant-current accuracy (all outputs on)

Output voltage	Current a	Output current	
	between bits	between ICs	Output current
≧ 0.7 V	+4%	±15%	2~5 mA
	±470	±12%	5~80 mA




Weight


SDIP24-P-300-1.78: 1.22 g (Typ.) SSOP24-P-300-1.00B: 0.32 g (Typ.)

Pin Assignment (top view)

Pin layout and functionality are similar to those of the TB62706. (each characteristic value is different.)



Block Diagram




Truth Table

CLOCK	LATCH	ENABLE	SERIAL-IN	OUTO ··· OUT7 ··· OUT15	SERIAL-OUT
	Н	L	Dn	Dn ··· Dn – 7 ··· Dn – 15	Dn – 15
	L	L	Dn + 1	No Change	Dn – 14
	Н	L	Dn + 2	Dn + 2 ··· Dn – 5 ··· Dn – 13	Dn – 13
—	X	L	Dn + 3	Dn + 2 ··· Dn – 5 ··· Dn – 13	Dn – 13
—	X	Н	Dn + 3	OFF	Dn – 13

Note 1: $\overline{\text{OUT0}} \sim \overline{\text{OUT15}} = \text{ON}$ when Dn = "H"; $\overline{\text{OUT0}} \sim \overline{\text{OUT15}} = \text{OFF}$ when Dn = "L". In order to ensure that the level of the power supply voltate is correct, an external resistor must be connected between R-EXT and GND.

2 2002-01-31

Timing Diagram



Warning: Latch circuit is leveled-latch circuit. Be careful because it is not triggered-latch circuit.

Note 2: The latches circuit holds data by pulling the LATCH terminal Low.

And, when LATCH terminal is a "H" level, latch circuit doesn't hold data, and it passes from the input to the output.

When $\overline{\text{ENABLE}}$ terminal is a "L" level, output terminal $\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$ respond to the data, and on & off does.

And, when ENABLE terminal is a "H" level, it offs with the output terminal regardless of the data.


3

Terminal Description


Pin No.	Pin Name	Function
1	GND	GND terminal for control logic
2	SERIAL-IN	Input terminal for serial data for data shift register
3	CLOCK	Input terminal for clock for data shift on rising edge
4	LATCH	Input terminal for data strobe When the LATCH input is driven High, data is latched. When it is pulled Low, data is hold.
5~20	OUT0 ~ OUT15	Constant-current output terminals
21	ENABLE	Input terminal for output enable. All outputs (OUT0 ~ OUT15) are turned off, when the ENABLE terminal is driven High. And are turned on, when the terminal is driven Low.
22	SERIAL-OUT	Output terminal for serial data input on SERIAL-IN terminal
23	R-EXT	Input terminal used to connect an external resistor. This regulated the output current.
24	V _{DD}	3.3-V supply voltage terminal

Equivalent Circuits for Inputs and Outputs


ENABLE terminal




LATCH terminal




CLOCK, SERIAL-IN terminal



SERIAL-OUT terminal



OUT0 ~ OUT15 terminals



Maximum Ratings (Topr = 25°C)

Characteristics		Symbol	Rating	Unit	
Supply voltage		V_{DD}	6	V	
Input voltage		V _{IN}	-0.2~V _{DD} + 0.2	V	
Output current		lout	+90	mA/ch	
Output voltage		V _{OUT}	-0.2~17	V	
	N-type (when not mounted)	P _{d1}	1.25		
Power Dissipation	N-type (on PCB)		1.78	W	
(Note 3)	F-type (when not mounted)	P _{d2}	0.83] vv	
	F-type (On PCB)		1.00		
	N-type (when not mounted)	R _{th (j-a) 1}	104		
Thermal Resistance	N-type (on PCB)	, J	70	°C/W	
(Note 3)	F-type (when not mounted)	R _{th (j-a) 2}	140	C/VV	
	F-type (On PCB)	, J	120		
Operating Temperature		T _{opr}	-40~85	°C	
Storage Temperature		T _{stg}	-55~150	°C	

Note 3: N-Type: Powes dissipation is derated by 14.2 mW/°C if device is mounted on PCB and ambient temperature is above 25°C.

F-Type: Powes dissipation is derated by 8.3 mW/°C if device is mounted on PCB and ambient temperature is above 25°C.

With device mounted on glass-epoxy PCB of less than 40% Cu and of dimensions 50 mm \times 50 mm \times 1.6 mm.

Recommended Operating Conditions ($T_{opr} = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$ unless otherwise specified)

Characteristics	Symbol	Conditions	Min	Тур.	Max	Unit		
Supply voltage	V_{DD}	_	3	3.3	3.6	V		
Output voltage	V _{OUT}	_	_	0.7	4	V		
	l _{OUT}	Each DC 1 circuit	2	_	80	mA/ch		
Output current	I _{OH}	SERIAL-OUT	_	_	-1	A		
	l _{OL}	SERIAL-OUT	_	_	1	mA		
Input voltage	V_{IH}		0.7 × V _{DD}	_	V _{DD} + 0.15	V		
Input voltage	V_{IL}	_	-0.15	_	0.3 × V _{DD}			
Clock frequency	f _{CLK}	Cascade Connected	_	_	20	MHz		
LATCH pulse width	t_{wLAT}	_	50	_	_	ns		
ENABLE pulse width	4	$I_{OUT} \ge 20 \text{ mA}$	2	_	_	μS		
(Note 4)	twENA	I _{OUT} ≦ 20 mA	3	_	_			
CLOCK pulse width	t _{wCLK}		25	_	_			
Set-up time for CLOCK terminal	t _{SETUP1}		5	_	_	ns		
Hold time for CLOCK terminal	tHOLD	_	10	_				
Set-up time for LATCH terminal	^t SETUP2		50	_				

Note 4: When the pulse of the "L" level is inputted to the ENABLE terminal held in the "H" level.

5

Electrical Characteristics ($T_{opr} = 25^{\circ}C$, $V_{DD} = 3.3 \text{ V}$ unless otherwise specified)

Characteristics	Symbol	Test Circuit	Conditions		Min	Тур.	Max	Unit	
Supply voltage	V_{DD}	_	Normal operation		3.0	3.3	3.6	V	
Output current	I _{OUT1}	_	V _{OUT} = 0.4 V	R _{EXT} = 490 Ω	32.3	36.7	41.1	mA	
	I _{OUT2}	_	V _{OUT} = 0.7 V	R _{EXT} = 250 Ω	60.4	68.6	76.8		
Output current	Δl _{OUT1}	_	$V_{OUT} \ge 0.4 \text{ V},$ All outputs ON	R _{EXT} = 490 Ω	_	±1	<u>±</u> 4	- %	
Error between bits	Δl _{OUT2}	_	$V_{OUT} \ge 0.7 \text{ V},$ All outputs ON	R _{EXT} = 250 Ω	_	±1	±4		
Output leakage current	loz	_	V _{OUT} = 15.0 V		_	_	1	μΑ	
Input voltage	V _{IH}	_	_		0.7 V _{DD}		V _{DD}	V	
Imput voitage	V _{IL}	_	_	_			0.3 V _{DD}	V	
SOUT terminal Output voltage	V _{OH}	_	I _{OH} = 1.0 mA		_	_	0.3	V	
	V _{OL}	_	I _{OL} = -1.0 mA		3	_	_	V	
Output current Supply voltage Regulation	%/V _{DD}	_	$V_{DD} = 3 \text{ V} \rightarrow 3.6 \text{ V}$		_	-1	-2	%	
Pull-up resistor	R (Up)	_	ENABLE terminal		115	230	460	l-O	
Pull-down resistor	R (Down)	_	LATCH terminal		115	230	460	kΩ	
	I _{DD} (OFF) 1	_	V _{OUT} = 15.0 V	R _{EXT} = OPEN	_	0.1	0.5		
	I _{DD} (OFF) 2	_	V _{OUT} = 15.0 V, All outpus OFF	R _{EXT} = 490 Ω	1	3.5	5		
	I _{DD} (OFF) 3	_	V _{OUT} = 15.0 V, All outpus OFF	R _{EXT} = 250 Ω	4	6	9		
Supply current	1	_	V _{OUT} = 0.7 V, All outpus ON	R _{EXT} = 490 Ω		9	15	mA	
	I _{DD} (ON) 1	_	Same as the above, $T_{opr} = -40^{\circ}C$	•	_	_	20		
	1	_	V _{OUT} = 0.7 V, All outpus ON	R _{EXT} = 250 Ω	_	18	25		
	IDD (ON) 2	_	Same as the above, $T_{opr} = -40$ °C		_	_	40		

6 2002-01-31



Switching Characteristics (Topr = 25°C unless otherwise specifed)


Characteristics	Symbol	Test circuit	Conditions	Min	Тур.	Max	Unit	
	^t pLH1	_	CLK- OUTn , LATCH = "H", ENABLE = "L"	_	150	300		
	t _{pLH2}	_	— ENABLE = "L"		150	300		
	t _{pLH3}	_	ENABLE - OUTn , LATCH = "H"	_	150	300		
Propagation delay time	t _{pLH}	_	CLK-SERIAL OUT 3 6		6	_	ns	
Propagation delay time	^t pHL1	_	CLK- OUTn , LATCH = "H", ENABLE = "L"	_	120	260	115	
	^t pHL2	_	LATCH - OUTn , ENABLE = "L"	_	120	260		
	t _{pHL3}	_	ENABLE - OUTn , LATCH = "H"	_	120	260		
	t _{pHL}	_	CLK-SERIAL OUT	4	7	_		
Output rise time	t _{or}	_	10~90% of voltage waveform	20	40	100	ns	
Output fall time	t _{of}	_	90~10% of voltage waveform	20	40	100	ns	
Maximum CLOCK rise time	t _r	_	Cascade connection isn't	_	_	5	μS	
Maximum CLOCK fall time	t _f	_	guarantee. (Note 5)	_	_	5	μS	

Conditions: (Refer to test circuit.)

$$T_{opr}$$
 = 25°C, V_{DD} = V_{IH} = 3.3 V, V_{OUT} = 0.7 V, V_{IL} = 0 V, R_{EXT} = 490 $\Omega,$ I_{OUT} = 37.5 mA, V_{L} = 3.0 V, R_{L} = 60 $\Omega,$ C_{L} = 10.5 pF


Note 5: If the device is connected in a cascade and t_r/t_f for the waveform is large, it may not be possible to achieve the timing required for data transfer. Please consider the timings carefully.

Test Circuit




Timing Waveforms


1. CLOCK, SERIAL-IN, SERIAL-OUT




2. CLOCK, SERIAL-IN, LATCH, ENABLE, OUTn





3. OUTn




Output Curent – Duty (LED turn-on rate)










Output Current - REXT Resistor




9

Application Notes (example 1)

It is recommended that TB62726 Series recommend device be used in a cascade connection with $V_{LED} = V_{DD} = 3.3$ V and a data transfer rate fclk = 20 (MHz)

- Vf of LED is Vf = 2.5 V (max).
- Output saturation Vce1 = 0.4 V (min) at TB62726 $I_{out} \le 40 \text{ mA}$
- Output saturation Vee2 = 0.25 V (max) at TD62M8600F Ic = -1 A
- TB62726 can operate with VDDopr = 3.3 V ± 0.3 V <u>5</u> 2 8 4




2002-01-31

Application Notes (example 2)

TB62726N/F application circuit (for V_{LED} > 17 V)

Example: An unnecessary voltage in the case of VLED > 17 V makes a voltage descend by the Zener diode.



r2: Resistance for LED module brightness adjustment

2002-01-31

TOSHIBA

Application Notes (example 3)

TB62726N/F application circuit (with V_{LED} ≤ 17 V, the case of the over-saturation)

Example: An over-saturation voltage makes a voltage descend by the resistance with the outside.

Conditions: (1) LED is turned on when IOUT = 20 mA.

- LED of $V_f = 2.5 \text{ V}$ (max). 3
- Saturation voltage = 0.4 V (min) at IC = 20 mA of TB62725
- Saturation voltage = 0.25 V (min) at IC = 320 mA of TD62M8600F ® **₹**

₹ VLED = 15 V array, which is not used in static lighting system. SERIAL-OUT Example: TD62M8600F 8-bit multi-chip PNP transistor r2: Resistance for LED module brightness adjustment 015 ღ r1: Resistance for setting up output current 013 014 KK Constant-Sink-Current Drivers <u>**</u> 16-Bit SIPO. Latches and KK K TB62726N/F 02 Ξ KK 15 ** 18 CLOCK SERIAL-IN ENABLE LATCH SERIAL-OUT 015 ღ 014 Constant-Sink-Current Drivers 013 16-Bit SIPO. Latches and $r3 = (15 - 0.4 - LED \text{ Vf*}1 - 0.25) /20 \text{ mA} = 592.5 \Omega$ TB62726N/F Connect R1 and reduce the heat loss in the IC. Ξ 02 12 8 ũ 🗗 SERIAL-IN ENABLE CLOCK LATCH SCAN C.U.

2002-01-31


Notes

- Operation may become unstable due to the electromagnetic interference caused by the wiring and other phenomena.
 - To counter this, it is recommended that the IC be situated as close as possible to the LED module. If overvoltage is caused by inductance between the LED and the output terminals, both the LED and the terminals may suffer damage as a result.
- There is only one GND terminal on this device when the inductance in the GND line and the resistor are large, the device may malfunction due to the GND noise when output switchings by the circuit board pattern and wiring.
 - To achieve stable operation, it is necessary to connect a resistor between the REXT terminal and the GND line. Fluctuation in the output waveform is likely to occur when the GND line is unstable or when a capacitor (of more than 50~pF) is used.
 - Therefore, take care when designing the circuit board pattern layout and the wiring from the controller.
- This application circuit is a reference example and is not guaranteed to work in all conditions.
 Be sure to check the operation of your circuits.
- This device does not include protection circuits for overvoltage, overcurrent or overtemperature. If protection is necessary, it must be incorporated into the control circuitry.
- The device is likely to be destroyed if a short-circuit occurs between either of the power supply pins and any of the output terminals when designing circuits, pay special attention to the positions of the output terminals and the power supply terminals (VDD and VLED), and to the design of the GND line.

Unit: mm

Package Dimensions


SDIP24-P-300-1.78



Weight: 1.22 g (typ.)

Package Dimensions

SSOP24-P-300-1.00B



Weight: 0.32 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.