# 16384-word $\times$ 4-bit High Speed CMOS Static RAM (with $\overline{OE}$ )

# HITACHI

#### Description

The Hitachi HM6289 is a high speed 64 k static RAM organized as 16-kword  $\times$  4-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology. It is most advantageous for high speed and high density memory, such as in cache memory for mainframes or 32-bit MPUs. The HM6289, packaged in a 300-mil SOJ, is available for high density mounting. The low power version retains the data with battery backup.

#### Features

- High speed access time:
  - t<sub>AA</sub>: 25/35 ns (max)
  - t<sub>OE</sub>: 12/15 ns (max)
- High density 24-pin SOJ package
- Low power
  - Active mode: 300 mW (typ)
  - Standby mode: 100 µW (typ)
- Single 5 V supply
- Completely static memory: No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible: All inputs and outputs

#### **Ordering Information**

Туре No.	Access Time	Package
HM6289JP-25 HM6289JP-35	25 ns 35 ns	300-mill, 24-pin SOJ (CP-24D)
HM6289LJP-25 HM6289LJP-35	25 ns 35 ns	

# **Pin Arrangement**

A0 🗖 1	✓ 24 □ V <sub>CC</sub>
A1 🕁 2	23 🗅 A13
A2 🗆 3	22 🗅 A12
A3 🗖 4	21 🗅 A11
A4 🕁 5	20 🗅 A10
A5 🗖 6	19 🗅 A9
A6 🗖 7	18 🗅 NC
A7 🖞 8	17 🟳 I/O1
A8 🗖 9	16 🗅 I/O2
$\overline{CS} \Box 10$	15 🗅 I/O3
A8 ☐ 9 <u>CS</u> ☐ 10 OE ☐ 11	14 🟳 I/O4
V <sub>SS</sub> [ 12	13 🗆 WE
۲)	Fop view)

# Pin Description

Pin Name	Function
A0 – A13	Address
I/O1 – I/O4	Input/output
CS	Chip select
ŌĒ	Output enable
WE	Write enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

#### **Block Diagram**



## **Truth Table**

CS	OE	WE	Mode	V <sub>cc</sub> current	I/O pin	Ref. cycle
Н	×	×	Not selected	$I_{SB}, I_{SB1}$	High-Z	_
L	L	Н	Read	I <sub>cc</sub>	Dout	Read cycle (1) – (3)
L	Н	L	Write	I <sub>cc</sub>	Din	Write cycle $(1) - (2)$
L	L	L	Write	I <sub>cc</sub>	Din	Write cycle (3) – (6)

Note:  $\times$ : Don't care (H or L).

#### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{\mbox{\scriptsize SS}}$	Vin	-0.5 <sup>*1</sup> to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.0 V for pulse width  $\leq 10$  ns.

## **Recommended DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2		6.0	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5 *1		0.8	V

Note: 1.  $V_{IL}$  min = -2.0 V for pulse widths  $\leq$  10 ns.

# **DC Characteristics** (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Min	Typ⁺¹	Мах	Unit	Test Conditions
Input leakage current	I <sub>U</sub>	_	_	2.0	μΑ	$V_{cc} = Max$ Vin = 0 V to $V_{cc}$
Output leakage current	I <sub>LO</sub>		_	2.0	μΑ	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{V}_{\text{I/O}} = 0 \text{ V to } \text{V}_{\text{CC}}$
Operating $V_{cc}$ current	I <sub>cc</sub>		60	120	mA	$\overline{CS} = V_{IL}$ , lout = 0 mA, min cycle
Standby V <sub>cc</sub> current	I <sub>SB</sub>		15	30	mA	$\overline{CS} = V_{IH}$ , min cycle
Standby $V_{cc}$ current (1)	I <sub>SB1</sub>	_	0.02	2.0	mA	$\label{eq:constraint} \begin{array}{c} \overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ 0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V} \text{ or } \text{V}_{\text{CC}} - 0.2 \text{ V} \leq \\ \text{V}_{\text{in}} \end{array}$
	I*2	_	_	0.1	μΑ	
Output low voltage	V <sub>OL</sub>		_	0.4	V	I <sub>oL</sub> = 8 mA
Output high voltage	V <sub>OH</sub>	2.4	_	_	V	I <sub>OH</sub> = -4.0 mA

Notes: 1. Typical values are at  $V_{cc}$  = 5.0 V, Ta = +25°C and not guaranteed.

2. L-version

## **Capacitance** $(Ta = 25^{\circ}C, f = 1 \text{ MHz})^{*1}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	—	6	pF	Vin = 0 V
Input/output capacitance	C <sub>I/O</sub>	—		8	pF	$V_{I/O} = 0 V$

Note: 1. These parameters are sampled and not 100% tested.

#### AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$ , unless otherwise noted)

#### **Test Conditions**

- Input pulse levels: V<sub>SS</sub> to 3.0 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures



#### **Read Cycle**

		HM628	9-25	HM628	9-35	
Parameter	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t <sub>RC</sub>	25	_	35	_	ns
Address access time	t <sub>AA</sub>	_	25	—	35	ns
Chip select access time	t <sub>ACS</sub>	_	25	—	35	ns
Chip selection to output in low-Z	t <sub>CLZ</sub> *1	5	—	5	—	ns
Output enable to output valid	t <sub>oe</sub>	_	12	_	15	ns
Output enable to output in low-Z	t <sub>oLZ</sub> *1	0	—	0	—	ns
Chip deselection to output in high-Z	t <sub>CHZ</sub> *1	0	12	0	20	ns
Chip disable to output high-Z	t <sub>oHz</sub> *1	0	10	0	10	ns
Output hold from address change	t <sub>oH</sub>	3	_	5	—	ns

Note: 1. Output transition is measured ±200 mV from steady state voltage with load (B). These parameters are sampled and not 100% tested.

#### **Read Timing Waveform (1)**



#### Read Timing Waveform (2)



#### Read Timing Waveform (3)



#### Write Cycle

		HM6289	9-25	HM628	9-35	
Parameter	Symbol	Min	Max	Min	Max	Unit
Write cycle time	t <sub>wc</sub>	25	—	35	_	ns
Chip selection to end of write	t <sub>cw</sub>	20	—	30	—	ns
Address valid to end of write	t <sub>AW</sub>	20	—	30	_	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	ns
Write pulse width	t <sub>wP</sub>	20	_	30		ns
Write recovery time	t <sub>wR</sub>	0	—	0	_	ns
Output disable to output in high-Z <sup>*1</sup>	t <sub>oHz</sub>	0	10	0	10	ns
Write to output in high-Z <sup>*1</sup>	t <sub>wHZ</sub>	0	8	0	10	ns
Data to write time overlap	t <sub>DW</sub>	12	—	20	_	ns
Data hold from write time	t <sub>DH</sub>	0	_	0		ns
Output active from end of write <sup>*1</sup>	t <sub>ow</sub>	5		5		ns

Note: 1. Output transition is measured ±200 mV from steady state voltage with load (B). These parameters are sampled and not 100% tested.



#### Write Timing Waveform (1) ( $\overline{OE}$ = High, $\overline{WE}$ = Controlled)

# Write Timing Waveform (2) ( $\overline{OE}$ = High, $\overline{CS}$ = Controlled)





#### Write Timing Waveform (3) ( $\overline{OE}$ = Clocked, $\overline{WE}$ = Controlled)

#### Write Timing Waveform (4) ( $\overline{OE}$ = Clocked, $\overline{CS}$ = Controlled)





#### Write Timing Waveform (5) ( $\overline{OE} = Low$ , $\overline{WE} = Controlled$ )

- Notes: 1. A write occurs during the overlap of <u>a low  $\overline{CS}$  and a low  $\overline{WE}$  (t<sub>WP</sub>).</u>
  - 2.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  - 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
  - If CS is low during this period, I/O pins are in the output state after t<sub>OW</sub>. Then the data input signals of opposite phase to the outputs must not be applied to them.

#### Write Timing Waveform (6) ( $\overline{OE} = Low$ , $\overline{CS} = Controlled$ )



# Low $V_{cc}$ Data Retention Characteristics (Ta = 0 to +70°C)

These characteristics are guaranteed for the L-version only.

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
$V_{cc}$ for data retention	$V_{\text{dr}}$	2	_	_	V	$\label{eq:cs_constraint} \begin{split} \overline{CS} &\geq V_{cc} - 0.2 \text{ V}, \\ Vin &\geq V_{cc} - 0.2 \text{ V or} \\ 0 \text{ V} &\leq Vin \leq 0.2 \text{ V} \end{split}$
Data retention current	I <sub>CCDR</sub>			50 <sup>*2</sup>	μΑ	_
			_	35 <sup>*3</sup>	μA	
Chip deselect to data retention time	t <sub>CDR</sub>	0			ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *1			ns	

Notes: 1.  $t_{RC}$  = Read cycle time

2.  $V_{cc} = 3.0 V$ 

3.  $V_{cc} = 2.0 V$ 

#### Low $V_{\mbox{\scriptsize CC}}$ Data Retention Waveform



## **Package Dimension**

#### HM6289JP/LJP Series (CP-24D)

Unit: mm

