

TC74HC40105AP, TC74HC40105AF

4 Bit × 16 Word FIFO REGISTER

The TC74HC40105A is a high speed CMOS 4bit×16word first - in, first - out (FIFO) Strange Register fabricated with silicon gate C2MOS technology.

It achieves the high speed operation while maintaining the CMOS low power dissipation.

The device is capable of handling 16 four-bit words and it is possible to handle the input and output data at different shifting rates.

When the DATA - IN - READY (DIR) is high, data is written into the registers by a low to high transition of the SHIFT IN (SI) input. And when DATA - OUT - READY (DOR) is high, data is read out of the registers by a high to low transition of the SHIFT OUT (SO) input.

If the MASTER RESET (MR) is high, the DIR goes high and DOR goes low. The data in the internal registers are not changed but are declared invalid.

The TC74HC40105A can be cascaded to form longer registers or wider words.


The DATA OUTPUTS (Qn) are 3-State Outputs. When OUTPUT ENABLE (OE) is held high, the Qn's are in high impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES :

- High Speed $f_{MAX} = 25\text{MHz}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (Min.)
- Output Drive Capability 10 LSTTL Loads For DIR,DOR
15 LSTTL Loads For Q0~Q3
- Symmetrical Output Impedance...

$$\left\{ \begin{array}{l} |I_{OH}| = I_{OL} = 4\text{mA}(\text{min.}) \text{ For DIR,DOR} \\ |I_{OH}| = I_{OL} = 6\text{mA}(\text{min.}) \text{ For Q0~Q3} \end{array} \right.$$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range V_{CC} (opr.) = $2\text{V} \sim 6\text{V}$




P (DIP16-P-300-2.54A)
Weight : 1.00g (Typ.)




F (SOP16-P-300-1.27)
Weight : 0.18g (Typ.)

PIN ASSIGNMENT




IEC LOGIC SYMBOL




980910EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

SYSTEM DIAGRAM




TIMING CHART



980910EBA2'

- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM**FUNCTIONAL DESCRIPTION****1) WRITING DATA**

Data can be written into the FIFO whenever DIR is high and a low to high transition occurs on the SI pin.

DIR will toggle momentarily until the data has been transferred to the second word register.

SI must be toggled before the next 4-bit word can be written. The first and subsequent words will automatically ripple to the output end of the device even if there is not a full 16 words of input data. When all 16 words are filled with data, DIR will go low and additional data cannot be written into the device.

2) READING DATA

When a data word appears in the sixteenth data register (just before the output buffer), DOR goes high and, if OE is low, data can be output on the high to low transition of SO.

The data remaining in the registers now ripples to the next higher word position opening the first word position for new data. DIR goes high and additional data can be written in. During the output of data, DOR toggles momentarily after each read. When the data registers become empty, DOR goes low and SO is ignored.

3) MASTER REST

When a high is input to MR, the internal control logic is initialized. This causes DIR to go high and DOR to go low. The contents of the data registers are not changed, but are invalid and will be written over when the first word is loaded.

4) CASCADING

The TC74HC40105A can be cascaded to form longer registers simply by connecting DOR of the first device to SI of the second and DIR of the second device to SO of the first. Additional devices may be cascaded by repeating the above. Of course, the Qn outputs of the first device must be connected to the Dn inputs of the second.

In this mode, an MR pulse must be applied after the supply voltage is turned on. For words wider than 4-bits, the DIR and DOR outputs from each FIFO must be ANDed respectively and the SI and SO inputs must each be paralleled.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5~7	V
DC Input Voltage	V_{IN}	-0.5~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current (DIR,DOR) (Q0~Q3)	I_{OUT}	± 25 ± 35	mA
DC V_{CC} / Ground Current	I_{CC}	± 75	mA
Power Dissipation	P_D	500 (DIP)* / 180 (SOP)	mW
Storage Temperature	T_{STG}	-65~150	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2~6	V
Input Voltage	V_{IN}	0~ V_{CC}	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{opr}	-40~85	°C
Input Rise and Fall Time	t_r, t_f	0~1000 ($V_{CC} = 2.0\text{V}$) 0~500 ($V_{CC} = 4.5\text{V}$) 0~400 ($V_{CC} = 6.0\text{V}$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	Ta = 25°C			Ta = -40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High - Level Input Voltage	V_{IH}		2.0 4.5 6.0	1.50 3.15 4.20	—	—	1.50 3.15 4.20	—	V
Low - Level Input Voltage	V_{IL}		2.0 4.5 6.0	— — —	— — —	—	0.50 1.35 1.80	— — —	V
High - Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	V
		(DIR) (DOR)	$I_{OH} = -4\text{ mA}$ $I_{OH} = -5.2\text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	— —	4.13 5.63	
		Q0~Q3	$I_{OH} = -6\text{ mA}$ $I_{OH} = -7.8\text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	— —	4.13 5.63	
Low - Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	2.0 4.5 6.0	— — —	0.0 0.0 0.0	0.1 0.1 0.1	— — —	V
		(DIR) (DOR)	$I_{OL} = 4\text{ mA}$ $I_{OL} = 5.2\text{ mA}$	4.5 6.0	— —	0.17 0.18	0.26 0.26	— —	
		Q0~Q3	$I_{OL} = 6\text{ mA}$ $I_{OL} = 7.8\text{ mA}$	4.5 6.0	— —	0.17 0.18	0.26 0.26	— —	
3 - State Output Off - State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	6.0	—	—	± 0.5	—	± 5.0	μA
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	—	—	± 0.1	—	± 1.0	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	—	—	4.0	—	40.0	

TIMING REQUIREMENTS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}(\text{V})$	$T_a = 25^\circ\text{C}$		$T_a = -40\text{--}85^\circ\text{C}$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (SI)	$t_{W(L)}$		2.0	—	75	95	ns
	$t_{W(H)}$		4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SO)	$t_{W(L)}$		2.0	—	75	95	ns
	$t_{W(H)}$		4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (MR)	$t_{W(L)}$		2.0	—	75	95	ns
	$t_{W(H)}$		4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (DATA-SI)	t_s		2.0	—	0	0	ns
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (DATA-SI)	t_h		2.0	—	100	125	ns
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Removal Time (MR-SI)	t_{rem}		2.0	—	50	65	ns
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f		2.0	—	3	2.4	MHz
			4.5	—	15	12	
			6.0	—	18	13	

AC ELECTRICAL CHARACTERISTICS ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $Ta = 25^\circ\text{C}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Transition Time (DIR, DOR)	t_{TLH}		—	4	8	ns	
	t_{THL}						
Propagation Delay Time (SO, MR-DOR)	t_{pHL}		—	22	39		
Propagation Delay Time (SO-DIR)	t_{pLH}		—	242	365	ns	
Propagation Delay Time (SI-DOR)	t_{pLH}		—	187	300		
Propagation Delay Time (SI-DIR)	t_{pHL}		—	22	35		
Propagation Delay Time (MR-DIR)	t_{pLH}		—	25	39		
	t_{pHL}						

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	CL (pF)	V_{CC} (V)	Ta = 25°C			Ta = -40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q0~Q3)	t_{TLH}		50	2.0	—	21	60	—	75	ns
	t_{THL}			4.5	—	7	12	—	15	
	t_{THL}			6.0	—	6	10	—	13	
Output Transition Time (DIR, DOR)	t_{TLH}		50	2.0	—	24	75	—	95	ns
	t_{THL}			4.5	—	8	15	—	19	
	t_{THL}			6.0	—	7	13	—	16	
Propagation Delay Time (\overline{SO} , MR-DOR)	t_{pHL}		50	2.0	—	84	225	—	280	ns
	t_{pHL}			4.5	—	28	45	—	56	
	t_{pHL}			6.0	—	24	38	—	48	
Propagation Delay Time (SO-DIR)	t_{pLH}		50	2.0	—	798	2000	—	2500	ns
	t_{pLH}			4.5	—	266	400	—	500	
	t_{pLH}			6.0	—	226	340	—	425	
Propagation Delay Time (SI-DOR)	t_{pLH}		50	2.0	—	624	1650	—	2060	ns
	t_{pLH}			4.5	—	208	330	—	412	
	t_{pLH}			6.0	—	177	280	—	350	
Propagation Delay Time (SI-DIR)	t_{pHL}		50	2.0	—	78	200	—	250	ns
	t_{pHL}			4.5	—	26	40	—	50	
	t_{pHL}			6.0	—	22	34	—	43	
Propagation Delay Time (\overline{SO} -Qn)	t_{pLH}		50	2.0	—	156	400	—	500	ns
	t_{pLH}			4.5	—	52	80	—	100	
	t_{pLH}			6.0	—	44	68	—	85	
	t_{pLH}		150	2.0	—	171	440	—	550	
	t_{pLH}			4.5	—	57	88	—	110	
	t_{pLH}			6.0	—	48	75	—	94	
Propagation Delay Time (SI-Qn)	t_{pLH}		50	2.0	—	612	1500	—	1875	ns
	t_{pLH}			4.5	—	204	300	—	375	
	t_{pLH}			6.0	—	173	255	—	319	
	t_{pLH}		150	2.0	—	627	1540	—	1925	
	t_{pLH}			4.5	—	209	308	—	385	
	t_{pLH}			6.0	—	178	262	—	327	
Propagation Delay Time (MR-DIR)	t_{pLH}		50	2.0	—	87	225	—	280	ns
	t_{pLH}			4.5	—	29	45	—	56	
	t_{pLH}			6.0	—	25	38	—	48	
Output Enable time	t_{pzL}	$R_L = 1\text{k}\Omega$	50	2.0	—	45	125	—	155	ns
	t_{pzL}			4.5	—	15	25	—	31	
	t_{pzL}			6.0	—	13	21	—	26	
	t_{pzL}		150	2.0	—	60	165	—	205	
	t_{pzL}			4.5	—	20	33	—	41	
	t_{pzL}			6.0	—	17	28	—	35	
Output Disable time	t_{pzZ}	$R_L = 1\text{k}\Omega$	50	2.0	—	32	125	—	155	ns
	t_{pzZ}			4.5	—	16	25	—	31	
	t_{pzZ}			6.0	—	14	21	—	26	

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$) (Cont'd)

PARAMETER	SYMBOL	TEST CONDITION	CL (pF)	V _{CC} (V)	Ta = 25°C			Ta = -40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Maximum Clock Frequency	f_{MAX}		50	2.0	3	7	—	2.4	—	MHz
				4.5	15	22	—	12	—	
				6.0	18	26	—	14	—	
			150	2.0	2.6	6	—	2	—	
			4.5	13	20	—	10	—		
			6.0	15	24	—	12	—		
Output Pulse Width (DIR)	$t_{w(H)}$ $t_{w(L)}$		50	2.0	—	95	—	—	—	ns
Output Pulse Width (DOR)	$t_{w(H)}$ $t_{w(L)}$		50	4.5	—	25	—	—	—	
Input Capacitance	C_{IN}			6.0	—	21	—	—	—	
Output Capacitance	C_{OUT}				—	10	—	—	—	pF
Power Dissipation Capacitance	C_{PD}	Note (1)			—	300	—	—	—	


Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{\text{CC}}(\text{opr}) = C_{\text{PD}} \cdot V_{\text{CC}} \cdot f_{\text{IN}} + I_{\text{CC}}$$

DIP 16PIN PACKAGE DIMENSIONS (DIP16-P-300-2.54A)


Unit in mm



Weight : 1.00g (Typ.)

SOP 16PIN (200mil BODY) PACKAGE DIMENSIONS (SOP16-P-300-1.27)

Unit in mm



Weight : 0.18g (Typ.)